2010-10-20 10:18:54 +02:00
|
|
|
/*
|
|
|
|
* xio3130_upstream.c
|
|
|
|
* TI X3130 pci express upstream port switch
|
|
|
|
*
|
|
|
|
* Copyright (c) 2010 Isaku Yamahata <yamahata at valinux co jp>
|
|
|
|
* VA Linux Systems Japan K.K.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/pci/pci_ids.h"
|
|
|
|
#include "hw/pci/msi.h"
|
|
|
|
#include "hw/pci/pcie.h"
|
|
|
|
#include "hw/xio3130_upstream.h"
|
2010-10-20 10:18:54 +02:00
|
|
|
|
|
|
|
#define PCI_DEVICE_ID_TI_XIO3130U 0x8232 /* upstream port */
|
|
|
|
#define XIO3130_REVISION 0x2
|
|
|
|
#define XIO3130_MSI_OFFSET 0x70
|
|
|
|
#define XIO3130_MSI_SUPPORTED_FLAGS PCI_MSI_FLAGS_64BIT
|
|
|
|
#define XIO3130_MSI_NR_VECTOR 1
|
|
|
|
#define XIO3130_SSVID_OFFSET 0x80
|
|
|
|
#define XIO3130_SSVID_SVID 0
|
|
|
|
#define XIO3130_SSVID_SSID 0
|
|
|
|
#define XIO3130_EXP_OFFSET 0x90
|
|
|
|
#define XIO3130_AER_OFFSET 0x100
|
|
|
|
|
|
|
|
static void xio3130_upstream_write_config(PCIDevice *d, uint32_t address,
|
|
|
|
uint32_t val, int len)
|
|
|
|
{
|
|
|
|
pci_bridge_write_config(d, address, val, len);
|
|
|
|
pcie_cap_flr_write_config(d, address, val, len);
|
2010-11-16 09:26:11 +01:00
|
|
|
pcie_aer_write_config(d, address, val, len);
|
2010-10-20 10:18:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static void xio3130_upstream_reset(DeviceState *qdev)
|
|
|
|
{
|
2011-12-04 19:22:06 +01:00
|
|
|
PCIDevice *d = PCI_DEVICE(qdev);
|
2012-05-16 01:09:56 +02:00
|
|
|
|
2010-10-20 10:18:54 +02:00
|
|
|
pci_bridge_reset(qdev);
|
|
|
|
pcie_cap_deverr_reset(d);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int xio3130_upstream_initfn(PCIDevice *d)
|
|
|
|
{
|
|
|
|
PCIBridge* br = DO_UPCAST(PCIBridge, dev, d);
|
|
|
|
PCIEPort *p = DO_UPCAST(PCIEPort, br, br);
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
rc = pci_bridge_initfn(d);
|
|
|
|
if (rc < 0) {
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
pcie_port_init_reg(d);
|
|
|
|
|
|
|
|
rc = msi_init(d, XIO3130_MSI_OFFSET, XIO3130_MSI_NR_VECTOR,
|
|
|
|
XIO3130_MSI_SUPPORTED_FLAGS & PCI_MSI_FLAGS_64BIT,
|
|
|
|
XIO3130_MSI_SUPPORTED_FLAGS & PCI_MSI_FLAGS_MASKBIT);
|
|
|
|
if (rc < 0) {
|
2010-11-16 09:26:11 +01:00
|
|
|
goto err_bridge;
|
2010-10-20 10:18:54 +02:00
|
|
|
}
|
|
|
|
rc = pci_bridge_ssvid_init(d, XIO3130_SSVID_OFFSET,
|
|
|
|
XIO3130_SSVID_SVID, XIO3130_SSVID_SSID);
|
|
|
|
if (rc < 0) {
|
2010-11-16 09:26:11 +01:00
|
|
|
goto err_bridge;
|
2010-10-20 10:18:54 +02:00
|
|
|
}
|
|
|
|
rc = pcie_cap_init(d, XIO3130_EXP_OFFSET, PCI_EXP_TYPE_UPSTREAM,
|
|
|
|
p->port);
|
|
|
|
if (rc < 0) {
|
2010-11-16 09:26:11 +01:00
|
|
|
goto err_msi;
|
2010-10-20 10:18:54 +02:00
|
|
|
}
|
|
|
|
pcie_cap_flr_init(d);
|
|
|
|
pcie_cap_deverr_init(d);
|
2010-11-16 09:26:11 +01:00
|
|
|
rc = pcie_aer_init(d, XIO3130_AER_OFFSET);
|
|
|
|
if (rc < 0) {
|
|
|
|
goto err;
|
|
|
|
}
|
2010-10-20 10:18:54 +02:00
|
|
|
|
|
|
|
return 0;
|
2010-11-16 09:26:11 +01:00
|
|
|
|
|
|
|
err:
|
|
|
|
pcie_cap_exit(d);
|
|
|
|
err_msi:
|
|
|
|
msi_uninit(d);
|
|
|
|
err_bridge:
|
2012-07-04 06:39:27 +02:00
|
|
|
pci_bridge_exitfn(d);
|
2010-11-16 09:26:11 +01:00
|
|
|
return rc;
|
2010-10-20 10:18:54 +02:00
|
|
|
}
|
|
|
|
|
2012-07-04 06:39:27 +02:00
|
|
|
static void xio3130_upstream_exitfn(PCIDevice *d)
|
2010-10-20 10:18:54 +02:00
|
|
|
{
|
2010-11-16 09:26:11 +01:00
|
|
|
pcie_aer_exit(d);
|
2010-10-20 10:18:54 +02:00
|
|
|
pcie_cap_exit(d);
|
2010-11-16 09:26:11 +01:00
|
|
|
msi_uninit(d);
|
2012-07-04 06:39:27 +02:00
|
|
|
pci_bridge_exitfn(d);
|
2010-10-20 10:18:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
PCIEPort *xio3130_upstream_init(PCIBus *bus, int devfn, bool multifunction,
|
|
|
|
const char *bus_name, pci_map_irq_fn map_irq,
|
|
|
|
uint8_t port)
|
|
|
|
{
|
|
|
|
PCIDevice *d;
|
|
|
|
PCIBridge *br;
|
|
|
|
DeviceState *qdev;
|
|
|
|
|
|
|
|
d = pci_create_multifunction(bus, devfn, multifunction, "x3130-upstream");
|
|
|
|
if (!d) {
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
br = DO_UPCAST(PCIBridge, dev, d);
|
|
|
|
|
|
|
|
qdev = &br->dev.qdev;
|
|
|
|
pci_bridge_map_irq(br, bus_name, map_irq);
|
|
|
|
qdev_prop_set_uint8(qdev, "port", port);
|
|
|
|
qdev_init_nofail(qdev);
|
|
|
|
|
|
|
|
return DO_UPCAST(PCIEPort, br, br);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_xio3130_upstream = {
|
|
|
|
.name = "xio3130-express-upstream-port",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
|
|
|
.minimum_version_id_old = 1,
|
|
|
|
.fields = (VMStateField[]) {
|
|
|
|
VMSTATE_PCIE_DEVICE(br.dev, PCIEPort),
|
2010-11-16 09:26:11 +01:00
|
|
|
VMSTATE_STRUCT(br.dev.exp.aer_log, PCIEPort, 0, vmstate_pcie_aer_log,
|
|
|
|
PCIEAERLog),
|
2010-10-20 10:18:54 +02:00
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2011-12-04 19:22:06 +01:00
|
|
|
static Property xio3130_upstream_properties[] = {
|
|
|
|
DEFINE_PROP_UINT8("port", PCIEPort, port, 0),
|
|
|
|
DEFINE_PROP_UINT16("aer_log_max", PCIEPort, br.dev.exp.aer_log.log_max,
|
|
|
|
PCIE_AER_LOG_MAX_DEFAULT),
|
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
|
|
|
static void xio3130_upstream_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
2011-12-08 04:34:16 +01:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
2011-12-04 19:22:06 +01:00
|
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
|
|
|
|
|
|
k->is_express = 1;
|
|
|
|
k->is_bridge = 1;
|
|
|
|
k->config_write = xio3130_upstream_write_config;
|
|
|
|
k->init = xio3130_upstream_initfn;
|
|
|
|
k->exit = xio3130_upstream_exitfn;
|
|
|
|
k->vendor_id = PCI_VENDOR_ID_TI;
|
|
|
|
k->device_id = PCI_DEVICE_ID_TI_XIO3130U;
|
|
|
|
k->revision = XIO3130_REVISION;
|
2011-12-08 04:34:16 +01:00
|
|
|
dc->desc = "TI X3130 Upstream Port of PCI Express Switch";
|
|
|
|
dc->reset = xio3130_upstream_reset;
|
|
|
|
dc->vmsd = &vmstate_xio3130_upstream;
|
|
|
|
dc->props = xio3130_upstream_properties;
|
2011-12-04 19:22:06 +01:00
|
|
|
}
|
|
|
|
|
2013-01-10 16:19:07 +01:00
|
|
|
static const TypeInfo xio3130_upstream_info = {
|
2011-12-08 04:34:16 +01:00
|
|
|
.name = "x3130-upstream",
|
|
|
|
.parent = TYPE_PCI_DEVICE,
|
|
|
|
.instance_size = sizeof(PCIEPort),
|
|
|
|
.class_init = xio3130_upstream_class_init,
|
2010-10-20 10:18:54 +02:00
|
|
|
};
|
|
|
|
|
2012-02-09 15:20:55 +01:00
|
|
|
static void xio3130_upstream_register_types(void)
|
2010-10-20 10:18:54 +02:00
|
|
|
{
|
2011-12-08 04:34:16 +01:00
|
|
|
type_register_static(&xio3130_upstream_info);
|
2010-10-20 10:18:54 +02:00
|
|
|
}
|
|
|
|
|
2012-02-09 15:20:55 +01:00
|
|
|
type_init(xio3130_upstream_register_types)
|
2010-10-20 10:18:54 +02:00
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Local variables:
|
|
|
|
* c-indent-level: 4
|
|
|
|
* c-basic-offset: 4
|
|
|
|
* tab-width: 8
|
|
|
|
* indent-tab-mode: nil
|
|
|
|
* End:
|
|
|
|
*/
|