2017-02-22 12:44:34 +01:00
|
|
|
/*
|
|
|
|
* PowerPC CPU routines for qemu.
|
|
|
|
*
|
|
|
|
* Copyright (c) 2017 Nikunj A Dadhania, IBM Corporation.
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
2020-10-19 08:11:26 +02:00
|
|
|
* version 2.1 of the License, or (at your option) any later version.
|
2017-02-22 12:44:34 +01:00
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "qemu/osdep.h"
|
|
|
|
#include "cpu.h"
|
|
|
|
#include "cpu-models.h"
|
2021-05-12 16:08:04 +02:00
|
|
|
#include "cpu-qom.h"
|
|
|
|
#include "exec/log.h"
|
2021-05-12 16:08:03 +02:00
|
|
|
#include "fpu/softfloat-helpers.h"
|
2021-05-12 16:08:04 +02:00
|
|
|
#include "mmu-hash64.h"
|
2021-05-21 22:17:52 +02:00
|
|
|
#include "helper_regs.h"
|
2017-02-22 12:44:34 +01:00
|
|
|
|
|
|
|
target_ulong cpu_read_xer(CPUPPCState *env)
|
|
|
|
{
|
target/ppc: support for 32-bit carry and overflow
POWER ISA 3.0 adds CA32 and OV32 status in 64-bit mode. Add the flags
and corresponding defines.
Moreover, CA32 is updated when CA is updated and OV32 is updated when OV
is updated.
Arithmetic instructions:
* Addition and Substractions:
addic, addic., subfic, addc, subfc, adde, subfe, addme, subfme,
addze, and subfze always updates CA and CA32.
=> CA reflects the carry out of bit 0 in 64-bit mode and out of
bit 32 in 32-bit mode.
=> CA32 reflects the carry out of bit 32 independent of the
mode.
=> SO and OV reflects overflow of the 64-bit result in 64-bit
mode and overflow of the low-order 32-bit result in 32-bit
mode
=> OV32 reflects overflow of the low-order 32-bit independent of
the mode
* Multiply Low and Divide:
For mulld, divd, divde, divdu and divdeu: SO, OV, and OV32 bits
reflects overflow of the 64-bit result
For mullw, divw, divwe, divwu and divweu: SO, OV, and OV32 bits
reflects overflow of the 32-bit result
* Negate with OE=1 (nego)
For 64-bit mode if the register RA contains
0x8000_0000_0000_0000, OV and OV32 are set to 1.
For 32-bit mode if the register RA contains 0x8000_0000, OV and
OV32 are set to 1.
Signed-off-by: Nikunj A Dadhania <nikunj@linux.vnet.ibm.com>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
2017-02-27 05:57:54 +01:00
|
|
|
if (is_isa300(env)) {
|
|
|
|
return env->xer | (env->so << XER_SO) |
|
|
|
|
(env->ov << XER_OV) | (env->ca << XER_CA) |
|
|
|
|
(env->ov32 << XER_OV32) | (env->ca32 << XER_CA32);
|
|
|
|
}
|
|
|
|
|
2017-02-22 12:44:34 +01:00
|
|
|
return env->xer | (env->so << XER_SO) | (env->ov << XER_OV) |
|
|
|
|
(env->ca << XER_CA);
|
|
|
|
}
|
|
|
|
|
|
|
|
void cpu_write_xer(CPUPPCState *env, target_ulong xer)
|
|
|
|
{
|
|
|
|
env->so = (xer >> XER_SO) & 1;
|
|
|
|
env->ov = (xer >> XER_OV) & 1;
|
|
|
|
env->ca = (xer >> XER_CA) & 1;
|
target/ppc: support for 32-bit carry and overflow
POWER ISA 3.0 adds CA32 and OV32 status in 64-bit mode. Add the flags
and corresponding defines.
Moreover, CA32 is updated when CA is updated and OV32 is updated when OV
is updated.
Arithmetic instructions:
* Addition and Substractions:
addic, addic., subfic, addc, subfc, adde, subfe, addme, subfme,
addze, and subfze always updates CA and CA32.
=> CA reflects the carry out of bit 0 in 64-bit mode and out of
bit 32 in 32-bit mode.
=> CA32 reflects the carry out of bit 32 independent of the
mode.
=> SO and OV reflects overflow of the 64-bit result in 64-bit
mode and overflow of the low-order 32-bit result in 32-bit
mode
=> OV32 reflects overflow of the low-order 32-bit independent of
the mode
* Multiply Low and Divide:
For mulld, divd, divde, divdu and divdeu: SO, OV, and OV32 bits
reflects overflow of the 64-bit result
For mullw, divw, divwe, divwu and divweu: SO, OV, and OV32 bits
reflects overflow of the 32-bit result
* Negate with OE=1 (nego)
For 64-bit mode if the register RA contains
0x8000_0000_0000_0000, OV and OV32 are set to 1.
For 32-bit mode if the register RA contains 0x8000_0000, OV and
OV32 are set to 1.
Signed-off-by: Nikunj A Dadhania <nikunj@linux.vnet.ibm.com>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
2017-02-27 05:57:54 +01:00
|
|
|
/* write all the flags, while reading back check of isa300 */
|
|
|
|
env->ov32 = (xer >> XER_OV32) & 1;
|
|
|
|
env->ca32 = (xer >> XER_CA32) & 1;
|
|
|
|
env->xer = xer & ~((1ul << XER_SO) |
|
|
|
|
(1ul << XER_OV) | (1ul << XER_CA) |
|
|
|
|
(1ul << XER_OV32) | (1ul << XER_CA32));
|
2017-02-22 12:44:34 +01:00
|
|
|
}
|
2021-05-12 16:08:03 +02:00
|
|
|
|
|
|
|
void ppc_store_vscr(CPUPPCState *env, uint32_t vscr)
|
|
|
|
{
|
|
|
|
env->vscr = vscr & ~(1u << VSCR_SAT);
|
|
|
|
/* Which bit we set is completely arbitrary, but clear the rest. */
|
|
|
|
env->vscr_sat.u64[0] = vscr & (1u << VSCR_SAT);
|
|
|
|
env->vscr_sat.u64[1] = 0;
|
|
|
|
set_flush_to_zero((vscr >> VSCR_NJ) & 1, &env->vec_status);
|
|
|
|
}
|
|
|
|
|
|
|
|
uint32_t ppc_get_vscr(CPUPPCState *env)
|
|
|
|
{
|
|
|
|
uint32_t sat = (env->vscr_sat.u64[0] | env->vscr_sat.u64[1]) != 0;
|
|
|
|
return env->vscr | (sat << VSCR_SAT);
|
|
|
|
}
|
2021-05-12 16:08:04 +02:00
|
|
|
|
|
|
|
#ifdef CONFIG_SOFTMMU
|
|
|
|
void ppc_store_sdr1(CPUPPCState *env, target_ulong value)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = env_archcpu(env);
|
|
|
|
qemu_log_mask(CPU_LOG_MMU, "%s: " TARGET_FMT_lx "\n", __func__, value);
|
|
|
|
assert(!cpu->vhyp);
|
|
|
|
#if defined(TARGET_PPC64)
|
|
|
|
if (mmu_is_64bit(env->mmu_model)) {
|
|
|
|
target_ulong sdr_mask = SDR_64_HTABORG | SDR_64_HTABSIZE;
|
|
|
|
target_ulong htabsize = value & SDR_64_HTABSIZE;
|
|
|
|
|
|
|
|
if (value & ~sdr_mask) {
|
2021-05-21 22:17:51 +02:00
|
|
|
qemu_log_mask(LOG_GUEST_ERROR, "Invalid bits 0x"TARGET_FMT_lx
|
|
|
|
" set in SDR1", value & ~sdr_mask);
|
2021-05-12 16:08:04 +02:00
|
|
|
value &= sdr_mask;
|
|
|
|
}
|
|
|
|
if (htabsize > 28) {
|
2021-05-21 22:17:51 +02:00
|
|
|
qemu_log_mask(LOG_GUEST_ERROR, "Invalid HTABSIZE 0x" TARGET_FMT_lx
|
|
|
|
" stored in SDR1", htabsize);
|
2021-05-12 16:08:04 +02:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif /* defined(TARGET_PPC64) */
|
|
|
|
/* FIXME: Should check for valid HTABMASK values in 32-bit case */
|
|
|
|
env->spr[SPR_SDR1] = value;
|
|
|
|
}
|
|
|
|
#endif /* CONFIG_SOFTMMU */
|
2021-05-21 22:17:52 +02:00
|
|
|
|
|
|
|
/* GDBstub can read and write MSR... */
|
|
|
|
void ppc_store_msr(CPUPPCState *env, target_ulong value)
|
|
|
|
{
|
|
|
|
hreg_store_msr(env, value, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
void ppc_store_lpcr(PowerPCCPU *cpu, target_ulong val)
|
|
|
|
{
|
|
|
|
PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
|
|
|
|
CPUPPCState *env = &cpu->env;
|
|
|
|
|
|
|
|
env->spr[SPR_LPCR] = val & pcc->lpcr_mask;
|
|
|
|
/* The gtse bit affects hflags */
|
|
|
|
hreg_compute_hflags(env);
|
|
|
|
}
|