2003-05-25 18:46:15 +02:00
|
|
|
/*
|
|
|
|
* internal execution defines for qemu
|
2007-09-16 23:08:06 +02:00
|
|
|
*
|
2003-05-25 18:46:15 +02:00
|
|
|
* Copyright (c) 2003 Fabrice Bellard
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
2009-07-16 22:47:01 +02:00
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
2003-05-25 18:46:15 +02:00
|
|
|
*/
|
|
|
|
|
2008-10-23 15:52:00 +02:00
|
|
|
#ifndef _EXEC_ALL_H_
|
|
|
|
#define _EXEC_ALL_H_
|
2009-01-14 20:00:36 +01:00
|
|
|
|
|
|
|
#include "qemu-common.h"
|
|
|
|
|
2003-06-15 22:05:50 +02:00
|
|
|
/* allow to see translation results - the slowdown should be negligible, so we leave it */
|
2008-11-11 14:41:01 +01:00
|
|
|
#define DEBUG_DISAS
|
2003-06-15 22:05:50 +02:00
|
|
|
|
|
|
|
/* is_jmp field values */
|
|
|
|
#define DISAS_NEXT 0 /* next instruction can be analyzed */
|
|
|
|
#define DISAS_JUMP 1 /* only pc was modified dynamically */
|
|
|
|
#define DISAS_UPDATE 2 /* cpu state was modified dynamically */
|
|
|
|
#define DISAS_TB_JUMP 3 /* only pc was modified statically */
|
|
|
|
|
2008-06-29 03:03:05 +02:00
|
|
|
typedef struct TranslationBlock TranslationBlock;
|
2003-06-15 22:05:50 +02:00
|
|
|
|
|
|
|
/* XXX: make safe guess about sizes */
|
2008-05-09 07:55:18 +02:00
|
|
|
#define MAX_OP_PER_INSTR 64
|
2008-02-03 18:35:41 +01:00
|
|
|
/* A Call op needs up to 6 + 2N parameters (N = number of arguments). */
|
|
|
|
#define MAX_OPC_PARAM 10
|
2003-06-15 22:05:50 +02:00
|
|
|
#define OPC_BUF_SIZE 512
|
|
|
|
#define OPC_MAX_SIZE (OPC_BUF_SIZE - MAX_OP_PER_INSTR)
|
|
|
|
|
2008-03-31 19:07:36 +02:00
|
|
|
/* Maximum size a TCG op can expand to. This is complicated because a
|
|
|
|
single op may require several host instructions and regirster reloads.
|
|
|
|
For now take a wild guess at 128 bytes, which should allow at least
|
|
|
|
a couple of fixup instructions per argument. */
|
|
|
|
#define TCG_MAX_OP_SIZE 128
|
|
|
|
|
2008-02-03 18:35:41 +01:00
|
|
|
#define OPPARAM_BUF_SIZE (OPC_BUF_SIZE * MAX_OPC_PARAM)
|
2003-06-15 22:05:50 +02:00
|
|
|
|
2005-01-04 00:35:10 +01:00
|
|
|
extern target_ulong gen_opc_pc[OPC_BUF_SIZE];
|
|
|
|
extern target_ulong gen_opc_npc[OPC_BUF_SIZE];
|
2003-06-24 15:28:12 +02:00
|
|
|
extern uint8_t gen_opc_cc_op[OPC_BUF_SIZE];
|
2003-06-15 22:05:50 +02:00
|
|
|
extern uint8_t gen_opc_instr_start[OPC_BUF_SIZE];
|
2008-06-29 03:03:05 +02:00
|
|
|
extern uint16_t gen_opc_icount[OPC_BUF_SIZE];
|
2005-03-20 13:43:29 +01:00
|
|
|
extern target_ulong gen_opc_jump_pc[2];
|
2005-12-05 20:56:07 +01:00
|
|
|
extern uint32_t gen_opc_hflags[OPC_BUF_SIZE];
|
2003-06-15 22:05:50 +02:00
|
|
|
|
2008-08-30 11:51:20 +02:00
|
|
|
#include "qemu-log.h"
|
2003-06-15 22:05:50 +02:00
|
|
|
|
2008-07-18 20:01:29 +02:00
|
|
|
void gen_intermediate_code(CPUState *env, struct TranslationBlock *tb);
|
|
|
|
void gen_intermediate_code_pc(CPUState *env, struct TranslationBlock *tb);
|
2008-04-28 02:32:32 +02:00
|
|
|
void gen_pc_load(CPUState *env, struct TranslationBlock *tb,
|
|
|
|
unsigned long searched_pc, int pc_pos, void *puc);
|
|
|
|
|
2007-12-11 20:35:45 +01:00
|
|
|
unsigned long code_gen_max_block_size(void);
|
2008-02-01 11:50:11 +01:00
|
|
|
void cpu_gen_init(void);
|
2003-07-26 14:06:08 +02:00
|
|
|
int cpu_gen_code(CPUState *env, struct TranslationBlock *tb,
|
2007-12-11 20:35:45 +01:00
|
|
|
int *gen_code_size_ptr);
|
2007-09-16 23:08:06 +02:00
|
|
|
int cpu_restore_state(struct TranslationBlock *tb,
|
2004-02-16 23:11:32 +01:00
|
|
|
CPUState *env, unsigned long searched_pc,
|
|
|
|
void *puc);
|
2007-09-16 23:08:06 +02:00
|
|
|
int cpu_restore_state_copy(struct TranslationBlock *tb,
|
2004-02-16 23:11:32 +01:00
|
|
|
CPUState *env, unsigned long searched_pc,
|
|
|
|
void *puc);
|
2004-04-25 23:28:44 +02:00
|
|
|
void cpu_resume_from_signal(CPUState *env1, void *puc);
|
2008-06-29 03:03:05 +02:00
|
|
|
void cpu_io_recompile(CPUState *env, void *retaddr);
|
|
|
|
TranslationBlock *tb_gen_code(CPUState *env,
|
|
|
|
target_ulong pc, target_ulong cs_base, int flags,
|
|
|
|
int cflags);
|
2005-11-22 00:25:50 +01:00
|
|
|
void cpu_exec_init(CPUState *env);
|
2009-02-01 23:19:27 +01:00
|
|
|
void QEMU_NORETURN cpu_loop_exit(void);
|
2006-03-25 20:31:22 +01:00
|
|
|
int page_unprotect(target_ulong address, unsigned long pc, void *puc);
|
2008-04-27 23:12:55 +02:00
|
|
|
void tb_invalidate_phys_page_range(target_phys_addr_t start, target_phys_addr_t end,
|
2004-04-25 23:28:44 +02:00
|
|
|
int is_cpu_write_access);
|
2004-01-04 19:03:10 +01:00
|
|
|
void tb_invalidate_page_range(target_ulong start, target_ulong end);
|
2004-04-25 23:28:44 +02:00
|
|
|
void tlb_flush_page(CPUState *env, target_ulong addr);
|
2004-02-04 00:35:10 +01:00
|
|
|
void tlb_flush(CPUState *env, int flush_global);
|
2007-09-16 23:08:06 +02:00
|
|
|
int tlb_set_page_exec(CPUState *env, target_ulong vaddr,
|
|
|
|
target_phys_addr_t paddr, int prot,
|
2007-10-14 09:07:08 +02:00
|
|
|
int mmu_idx, int is_softmmu);
|
2008-05-10 12:14:22 +02:00
|
|
|
static inline int tlb_set_page(CPUState *env1, target_ulong vaddr,
|
2007-09-16 23:08:06 +02:00
|
|
|
target_phys_addr_t paddr, int prot,
|
2007-10-14 09:07:08 +02:00
|
|
|
int mmu_idx, int is_softmmu)
|
2005-11-28 22:19:04 +01:00
|
|
|
{
|
|
|
|
if (prot & PAGE_READ)
|
|
|
|
prot |= PAGE_EXEC;
|
2008-05-10 12:14:22 +02:00
|
|
|
return tlb_set_page_exec(env1, vaddr, paddr, prot, mmu_idx, is_softmmu);
|
2005-11-28 22:19:04 +01:00
|
|
|
}
|
2003-05-25 18:46:15 +02:00
|
|
|
|
|
|
|
#define CODE_GEN_ALIGN 16 /* must be >= of the size of a icache line */
|
|
|
|
|
2004-01-04 19:03:10 +01:00
|
|
|
#define CODE_GEN_PHYS_HASH_BITS 15
|
|
|
|
#define CODE_GEN_PHYS_HASH_SIZE (1 << CODE_GEN_PHYS_HASH_BITS)
|
|
|
|
|
2008-05-28 14:30:31 +02:00
|
|
|
#define MIN_CODE_GEN_BUFFER_SIZE (1024 * 1024)
|
2003-05-25 18:46:15 +02:00
|
|
|
|
2004-01-04 19:03:10 +01:00
|
|
|
/* estimated block size for TB allocation */
|
|
|
|
/* XXX: use a per code average code fragment size and modulate it
|
|
|
|
according to the host CPU */
|
|
|
|
#if defined(CONFIG_SOFTMMU)
|
|
|
|
#define CODE_GEN_AVG_BLOCK_SIZE 128
|
|
|
|
#else
|
|
|
|
#define CODE_GEN_AVG_BLOCK_SIZE 64
|
|
|
|
#endif
|
|
|
|
|
2009-01-14 19:39:49 +01:00
|
|
|
#if defined(_ARCH_PPC) || defined(__x86_64__) || defined(__arm__)
|
2004-01-04 19:03:10 +01:00
|
|
|
#define USE_DIRECT_JUMP
|
|
|
|
#endif
|
2004-04-01 01:37:16 +02:00
|
|
|
#if defined(__i386__) && !defined(_WIN32)
|
2003-05-25 18:46:15 +02:00
|
|
|
#define USE_DIRECT_JUMP
|
|
|
|
#endif
|
|
|
|
|
2008-06-29 03:03:05 +02:00
|
|
|
struct TranslationBlock {
|
2004-04-25 23:28:44 +02:00
|
|
|
target_ulong pc; /* simulated PC corresponding to this block (EIP + CS base) */
|
|
|
|
target_ulong cs_base; /* CS base for this block */
|
2007-09-21 00:47:42 +02:00
|
|
|
uint64_t flags; /* flags defining in which context the code was generated */
|
2003-05-25 18:46:15 +02:00
|
|
|
uint16_t size; /* size of target code for this block (1 <=
|
|
|
|
size <= TARGET_PAGE_SIZE) */
|
2004-02-16 23:11:32 +01:00
|
|
|
uint16_t cflags; /* compile flags */
|
2008-06-29 03:03:05 +02:00
|
|
|
#define CF_COUNT_MASK 0x7fff
|
|
|
|
#define CF_LAST_IO 0x8000 /* Last insn may be an IO access. */
|
2004-02-16 23:11:32 +01:00
|
|
|
|
2003-05-25 18:46:15 +02:00
|
|
|
uint8_t *tc_ptr; /* pointer to the translated code */
|
2004-01-04 19:03:10 +01:00
|
|
|
/* next matching tb for physical address. */
|
2007-09-16 23:08:06 +02:00
|
|
|
struct TranslationBlock *phys_hash_next;
|
2004-01-04 19:03:10 +01:00
|
|
|
/* first and second physical page containing code. The lower bit
|
|
|
|
of the pointer tells the index in page_next[] */
|
2007-09-16 23:08:06 +02:00
|
|
|
struct TranslationBlock *page_next[2];
|
|
|
|
target_ulong page_addr[2];
|
2004-01-04 19:03:10 +01:00
|
|
|
|
2003-05-25 18:46:15 +02:00
|
|
|
/* the following data are used to directly call another TB from
|
|
|
|
the code of this one. */
|
|
|
|
uint16_t tb_next_offset[2]; /* offset of original jump target */
|
|
|
|
#ifdef USE_DIRECT_JUMP
|
2003-09-18 00:53:29 +02:00
|
|
|
uint16_t tb_jmp_offset[4]; /* offset of jump instruction */
|
2003-05-25 18:46:15 +02:00
|
|
|
#else
|
2008-02-01 11:50:11 +01:00
|
|
|
unsigned long tb_next[2]; /* address of jump generated code */
|
2003-05-25 18:46:15 +02:00
|
|
|
#endif
|
|
|
|
/* list of TBs jumping to this one. This is a circular list using
|
|
|
|
the two least significant bits of the pointers to tell what is
|
|
|
|
the next pointer: 0 = jmp_next[0], 1 = jmp_next[1], 2 =
|
|
|
|
jmp_first */
|
2007-09-16 23:08:06 +02:00
|
|
|
struct TranslationBlock *jmp_next[2];
|
2003-05-25 18:46:15 +02:00
|
|
|
struct TranslationBlock *jmp_first;
|
2008-06-29 03:03:05 +02:00
|
|
|
uint32_t icount;
|
|
|
|
};
|
2003-05-25 18:46:15 +02:00
|
|
|
|
2006-11-12 21:40:55 +01:00
|
|
|
static inline unsigned int tb_jmp_cache_hash_page(target_ulong pc)
|
|
|
|
{
|
|
|
|
target_ulong tmp;
|
|
|
|
tmp = pc ^ (pc >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS));
|
2008-05-06 10:38:22 +02:00
|
|
|
return (tmp >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS)) & TB_JMP_PAGE_MASK;
|
2006-11-12 21:40:55 +01:00
|
|
|
}
|
|
|
|
|
2005-11-20 11:35:40 +01:00
|
|
|
static inline unsigned int tb_jmp_cache_hash_func(target_ulong pc)
|
2003-05-25 18:46:15 +02:00
|
|
|
{
|
2006-11-12 21:40:55 +01:00
|
|
|
target_ulong tmp;
|
|
|
|
tmp = pc ^ (pc >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS));
|
2008-05-06 10:38:22 +02:00
|
|
|
return (((tmp >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS)) & TB_JMP_PAGE_MASK)
|
|
|
|
| (tmp & TB_JMP_ADDR_MASK));
|
2003-05-25 18:46:15 +02:00
|
|
|
}
|
|
|
|
|
2004-01-04 19:03:10 +01:00
|
|
|
static inline unsigned int tb_phys_hash_func(unsigned long pc)
|
|
|
|
{
|
|
|
|
return pc & (CODE_GEN_PHYS_HASH_SIZE - 1);
|
|
|
|
}
|
|
|
|
|
2005-01-04 00:35:10 +01:00
|
|
|
TranslationBlock *tb_alloc(target_ulong pc);
|
2008-06-29 03:03:05 +02:00
|
|
|
void tb_free(TranslationBlock *tb);
|
2004-01-04 16:48:17 +01:00
|
|
|
void tb_flush(CPUState *env);
|
2007-09-16 23:08:06 +02:00
|
|
|
void tb_link_phys(TranslationBlock *tb,
|
2004-01-04 19:03:10 +01:00
|
|
|
target_ulong phys_pc, target_ulong phys_page2);
|
2008-06-29 03:03:05 +02:00
|
|
|
void tb_phys_invalidate(TranslationBlock *tb, target_ulong page_addr);
|
2003-05-25 18:46:15 +02:00
|
|
|
|
2004-01-04 19:03:10 +01:00
|
|
|
extern TranslationBlock *tb_phys_hash[CODE_GEN_PHYS_HASH_SIZE];
|
2003-05-25 18:46:15 +02:00
|
|
|
extern uint8_t *code_gen_ptr;
|
2008-05-28 14:30:31 +02:00
|
|
|
extern int code_gen_max_blocks;
|
2003-05-25 18:46:15 +02:00
|
|
|
|
2004-01-04 19:03:10 +01:00
|
|
|
#if defined(USE_DIRECT_JUMP)
|
|
|
|
|
2009-01-14 19:39:49 +01:00
|
|
|
#if defined(_ARCH_PPC)
|
2008-07-23 21:17:46 +02:00
|
|
|
extern void ppc_tb_set_jmp_target(unsigned long jmp_addr, unsigned long addr);
|
|
|
|
#define tb_set_jmp_target1 ppc_tb_set_jmp_target
|
2008-02-01 11:50:11 +01:00
|
|
|
#elif defined(__i386__) || defined(__x86_64__)
|
2004-01-04 19:03:10 +01:00
|
|
|
static inline void tb_set_jmp_target1(unsigned long jmp_addr, unsigned long addr)
|
|
|
|
{
|
|
|
|
/* patch the branch destination */
|
|
|
|
*(uint32_t *)jmp_addr = addr - (jmp_addr + 4);
|
2008-06-03 21:51:57 +02:00
|
|
|
/* no need to flush icache explicitly */
|
2004-01-04 19:03:10 +01:00
|
|
|
}
|
2008-05-20 01:59:38 +02:00
|
|
|
#elif defined(__arm__)
|
|
|
|
static inline void tb_set_jmp_target1(unsigned long jmp_addr, unsigned long addr)
|
|
|
|
{
|
2008-12-01 03:02:37 +01:00
|
|
|
#if QEMU_GNUC_PREREQ(4, 1)
|
|
|
|
void __clear_cache(char *beg, char *end);
|
|
|
|
#else
|
2008-05-20 01:59:38 +02:00
|
|
|
register unsigned long _beg __asm ("a1");
|
|
|
|
register unsigned long _end __asm ("a2");
|
|
|
|
register unsigned long _flg __asm ("a3");
|
2008-12-01 03:02:37 +01:00
|
|
|
#endif
|
2008-05-20 01:59:38 +02:00
|
|
|
|
|
|
|
/* we could use a ldr pc, [pc, #-4] kind of branch and avoid the flush */
|
|
|
|
*(uint32_t *)jmp_addr |= ((addr - (jmp_addr + 8)) >> 2) & 0xffffff;
|
|
|
|
|
2008-12-01 03:02:37 +01:00
|
|
|
#if QEMU_GNUC_PREREQ(4, 1)
|
|
|
|
__clear_cache((char *) jmp_addr, (char *) jmp_addr + 4);
|
|
|
|
#else
|
2008-05-20 01:59:38 +02:00
|
|
|
/* flush icache */
|
|
|
|
_beg = jmp_addr;
|
|
|
|
_end = jmp_addr + 4;
|
|
|
|
_flg = 0;
|
|
|
|
__asm __volatile__ ("swi 0x9f0002" : : "r" (_beg), "r" (_end), "r" (_flg));
|
2008-12-01 03:02:37 +01:00
|
|
|
#endif
|
2008-05-20 01:59:38 +02:00
|
|
|
}
|
2004-01-04 19:03:10 +01:00
|
|
|
#endif
|
2003-05-25 18:46:15 +02:00
|
|
|
|
2007-09-16 23:08:06 +02:00
|
|
|
static inline void tb_set_jmp_target(TranslationBlock *tb,
|
2003-09-18 00:53:29 +02:00
|
|
|
int n, unsigned long addr)
|
|
|
|
{
|
|
|
|
unsigned long offset;
|
|
|
|
|
|
|
|
offset = tb->tb_jmp_offset[n];
|
|
|
|
tb_set_jmp_target1((unsigned long)(tb->tc_ptr + offset), addr);
|
|
|
|
offset = tb->tb_jmp_offset[n + 2];
|
|
|
|
if (offset != 0xffff)
|
|
|
|
tb_set_jmp_target1((unsigned long)(tb->tc_ptr + offset), addr);
|
|
|
|
}
|
|
|
|
|
2003-05-25 18:46:15 +02:00
|
|
|
#else
|
|
|
|
|
|
|
|
/* set the jump target */
|
2007-09-16 23:08:06 +02:00
|
|
|
static inline void tb_set_jmp_target(TranslationBlock *tb,
|
2003-05-25 18:46:15 +02:00
|
|
|
int n, unsigned long addr)
|
|
|
|
{
|
2003-06-05 02:54:44 +02:00
|
|
|
tb->tb_next[n] = addr;
|
2003-05-25 18:46:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
2007-09-16 23:08:06 +02:00
|
|
|
static inline void tb_add_jump(TranslationBlock *tb, int n,
|
2003-05-25 18:46:15 +02:00
|
|
|
TranslationBlock *tb_next)
|
|
|
|
{
|
2003-05-25 21:20:31 +02:00
|
|
|
/* NOTE: this test is only needed for thread safety */
|
|
|
|
if (!tb->jmp_next[n]) {
|
|
|
|
/* patch the native jump address */
|
|
|
|
tb_set_jmp_target(tb, n, (unsigned long)tb_next->tc_ptr);
|
2007-09-17 10:09:54 +02:00
|
|
|
|
2003-05-25 21:20:31 +02:00
|
|
|
/* add in TB jmp circular list */
|
|
|
|
tb->jmp_next[n] = tb_next->jmp_first;
|
|
|
|
tb_next->jmp_first = (TranslationBlock *)((long)(tb) | (n));
|
|
|
|
}
|
2003-05-25 18:46:15 +02:00
|
|
|
}
|
|
|
|
|
2003-05-28 01:29:48 +02:00
|
|
|
TranslationBlock *tb_find_pc(unsigned long pc_ptr);
|
|
|
|
|
2003-08-10 23:47:01 +02:00
|
|
|
extern CPUWriteMemoryFunc *io_mem_write[IO_MEM_NB_ENTRIES][4];
|
|
|
|
extern CPUReadMemoryFunc *io_mem_read[IO_MEM_NB_ENTRIES][4];
|
2004-06-03 16:01:43 +02:00
|
|
|
extern void *io_mem_opaque[IO_MEM_NB_ENTRIES];
|
2003-08-10 23:47:01 +02:00
|
|
|
|
2008-06-07 22:50:51 +02:00
|
|
|
#include "qemu-lock.h"
|
2003-05-25 18:46:15 +02:00
|
|
|
|
|
|
|
extern spinlock_t tb_lock;
|
|
|
|
|
2003-11-19 23:12:02 +01:00
|
|
|
extern int tb_invalidated_flag;
|
2003-10-27 22:24:54 +01:00
|
|
|
|
2004-10-01 00:22:08 +02:00
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
2003-10-27 22:24:54 +01:00
|
|
|
|
2007-10-14 09:07:08 +02:00
|
|
|
void tlb_fill(target_ulong addr, int is_write, int mmu_idx,
|
2003-10-27 22:24:54 +01:00
|
|
|
void *retaddr);
|
|
|
|
|
2008-08-30 11:51:20 +02:00
|
|
|
#include "softmmu_defs.h"
|
|
|
|
|
2007-10-14 09:07:08 +02:00
|
|
|
#define ACCESS_TYPE (NB_MMU_MODES + 1)
|
2003-10-27 22:24:54 +01:00
|
|
|
#define MEMSUFFIX _code
|
|
|
|
#define env cpu_single_env
|
|
|
|
|
|
|
|
#define DATA_SIZE 1
|
|
|
|
#include "softmmu_header.h"
|
|
|
|
|
|
|
|
#define DATA_SIZE 2
|
|
|
|
#include "softmmu_header.h"
|
|
|
|
|
|
|
|
#define DATA_SIZE 4
|
|
|
|
#include "softmmu_header.h"
|
|
|
|
|
2005-01-04 00:35:10 +01:00
|
|
|
#define DATA_SIZE 8
|
|
|
|
#include "softmmu_header.h"
|
|
|
|
|
2003-10-27 22:24:54 +01:00
|
|
|
#undef ACCESS_TYPE
|
|
|
|
#undef MEMSUFFIX
|
|
|
|
#undef env
|
|
|
|
|
|
|
|
#endif
|
2004-01-04 19:03:10 +01:00
|
|
|
|
|
|
|
#if defined(CONFIG_USER_ONLY)
|
2008-05-10 12:14:22 +02:00
|
|
|
static inline target_ulong get_phys_addr_code(CPUState *env1, target_ulong addr)
|
2004-01-04 19:03:10 +01:00
|
|
|
{
|
|
|
|
return addr;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
/* NOTE: this function can trigger an exception */
|
2004-02-06 20:46:14 +01:00
|
|
|
/* NOTE2: the returned address is not exactly the physical address: it
|
|
|
|
is the offset relative to phys_ram_base */
|
2008-05-10 12:14:22 +02:00
|
|
|
static inline target_ulong get_phys_addr_code(CPUState *env1, target_ulong addr)
|
2004-01-04 19:03:10 +01:00
|
|
|
{
|
2008-05-10 12:14:22 +02:00
|
|
|
int mmu_idx, page_index, pd;
|
2009-04-11 16:47:08 +02:00
|
|
|
void *p;
|
2004-01-04 19:03:10 +01:00
|
|
|
|
2008-05-10 12:14:22 +02:00
|
|
|
page_index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
|
|
|
|
mmu_idx = cpu_mmu_index(env1);
|
2008-07-03 19:57:36 +02:00
|
|
|
if (unlikely(env1->tlb_table[mmu_idx][page_index].addr_code !=
|
|
|
|
(addr & TARGET_PAGE_MASK))) {
|
2005-01-04 00:35:10 +01:00
|
|
|
ldub_code(addr);
|
|
|
|
}
|
2008-05-10 12:14:22 +02:00
|
|
|
pd = env1->tlb_table[mmu_idx][page_index].addr_code & ~TARGET_PAGE_MASK;
|
2006-06-25 23:54:59 +02:00
|
|
|
if (pd > IO_MEM_ROM && !(pd & IO_MEM_ROMD)) {
|
2007-10-20 21:45:44 +02:00
|
|
|
#if defined(TARGET_SPARC) || defined(TARGET_MIPS)
|
2008-10-06 20:46:28 +02:00
|
|
|
do_unassigned_access(addr, 0, 1, 0, 4);
|
2007-05-17 21:30:10 +02:00
|
|
|
#else
|
2008-05-10 12:14:22 +02:00
|
|
|
cpu_abort(env1, "Trying to execute code outside RAM or ROM at 0x" TARGET_FMT_lx "\n", addr);
|
2007-05-17 21:30:10 +02:00
|
|
|
#endif
|
2004-01-04 19:03:10 +01:00
|
|
|
}
|
2009-04-11 16:47:08 +02:00
|
|
|
p = (void *)(unsigned long)addr
|
|
|
|
+ env1->tlb_table[mmu_idx][page_index].addend;
|
|
|
|
return qemu_ram_addr_from_host(p);
|
2004-01-04 19:03:10 +01:00
|
|
|
}
|
2008-06-29 03:03:05 +02:00
|
|
|
|
2008-06-30 19:22:19 +02:00
|
|
|
/* Deterministic execution requires that IO only be performed on the last
|
2008-06-29 03:03:05 +02:00
|
|
|
instruction of a TB so that interrupts take effect immediately. */
|
|
|
|
static inline int can_do_io(CPUState *env)
|
|
|
|
{
|
|
|
|
if (!use_icount)
|
|
|
|
return 1;
|
|
|
|
|
|
|
|
/* If not executing code then assume we are ok. */
|
|
|
|
if (!env->current_tb)
|
|
|
|
return 1;
|
|
|
|
|
|
|
|
return env->can_do_io != 0;
|
|
|
|
}
|
2004-01-04 19:03:10 +01:00
|
|
|
#endif
|
2005-02-10 23:05:51 +01:00
|
|
|
|
2009-04-19 12:18:01 +02:00
|
|
|
#ifdef CONFIG_KQEMU
|
2006-02-08 23:43:39 +01:00
|
|
|
#define KQEMU_MODIFY_PAGE_MASK (0xff & ~(VGA_DIRTY_FLAG | CODE_DIRTY_FLAG))
|
|
|
|
|
2008-05-30 22:48:25 +02:00
|
|
|
#define MSR_QPI_COMMBASE 0xfabe0010
|
|
|
|
|
2005-02-10 23:05:51 +01:00
|
|
|
int kqemu_init(CPUState *env);
|
|
|
|
int kqemu_cpu_exec(CPUState *env);
|
|
|
|
void kqemu_flush_page(CPUState *env, target_ulong addr);
|
|
|
|
void kqemu_flush(CPUState *env, int global);
|
2005-08-21 11:37:35 +02:00
|
|
|
void kqemu_set_notdirty(CPUState *env, ram_addr_t ram_addr);
|
2006-02-08 23:43:39 +01:00
|
|
|
void kqemu_modify_page(CPUState *env, ram_addr_t ram_addr);
|
2008-05-30 22:48:25 +02:00
|
|
|
void kqemu_set_phys_mem(uint64_t start_addr, ram_addr_t size,
|
|
|
|
ram_addr_t phys_offset);
|
2005-09-03 19:55:47 +02:00
|
|
|
void kqemu_cpu_interrupt(CPUState *env);
|
2006-02-08 23:43:39 +01:00
|
|
|
void kqemu_record_dump(void);
|
2005-02-10 23:05:51 +01:00
|
|
|
|
2008-05-30 22:48:25 +02:00
|
|
|
extern uint32_t kqemu_comm_base;
|
|
|
|
|
2009-04-11 19:15:54 +02:00
|
|
|
extern ram_addr_t kqemu_phys_ram_size;
|
|
|
|
extern uint8_t *kqemu_phys_ram_base;
|
|
|
|
|
2005-02-10 23:05:51 +01:00
|
|
|
static inline int kqemu_is_ok(CPUState *env)
|
|
|
|
{
|
|
|
|
return(env->kqemu_enabled &&
|
2007-09-16 23:08:06 +02:00
|
|
|
(env->cr[0] & CR0_PE_MASK) &&
|
2006-02-08 23:43:39 +01:00
|
|
|
!(env->hflags & HF_INHIBIT_IRQ_MASK) &&
|
2005-02-10 23:05:51 +01:00
|
|
|
(env->eflags & IF_MASK) &&
|
2006-02-08 23:43:39 +01:00
|
|
|
!(env->eflags & VM_MASK) &&
|
2007-09-16 23:08:06 +02:00
|
|
|
(env->kqemu_enabled == 2 ||
|
2006-02-08 23:43:39 +01:00
|
|
|
((env->hflags & HF_CPL_MASK) == 3 &&
|
|
|
|
(env->eflags & IOPL_MASK) != IOPL_MASK)));
|
2005-02-10 23:05:51 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|
2008-11-18 21:50:36 +01:00
|
|
|
|
|
|
|
typedef void (CPUDebugExcpHandler)(CPUState *env);
|
|
|
|
|
|
|
|
CPUDebugExcpHandler *cpu_set_debug_excp_handler(CPUDebugExcpHandler *handler);
|
2009-04-05 22:08:59 +02:00
|
|
|
|
|
|
|
/* vl.c */
|
|
|
|
extern int singlestep;
|
|
|
|
|
2008-10-23 15:52:00 +02:00
|
|
|
#endif
|