2004-09-30 23:55:55 +02:00
|
|
|
/*
|
|
|
|
* sparc helpers
|
2007-09-16 23:08:06 +02:00
|
|
|
*
|
2005-07-23 16:27:54 +02:00
|
|
|
* Copyright (c) 2003-2005 Fabrice Bellard
|
2004-09-30 23:55:55 +02:00
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
2009-07-16 22:47:01 +02:00
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
2004-09-30 23:55:55 +02:00
|
|
|
*/
|
2005-07-05 00:18:23 +02:00
|
|
|
#include <stdarg.h>
|
|
|
|
#include <stdlib.h>
|
|
|
|
#include <stdio.h>
|
|
|
|
#include <string.h>
|
|
|
|
#include <inttypes.h>
|
|
|
|
|
|
|
|
#include "cpu.h"
|
2008-04-11 23:35:42 +02:00
|
|
|
#include "qemu-common.h"
|
2004-09-30 23:55:55 +02:00
|
|
|
|
2004-12-20 00:18:01 +01:00
|
|
|
//#define DEBUG_MMU
|
2008-05-09 22:13:43 +02:00
|
|
|
//#define DEBUG_FEATURES
|
2004-09-30 23:55:55 +02:00
|
|
|
|
2010-05-22 12:52:19 +02:00
|
|
|
#ifdef DEBUG_MMU
|
|
|
|
#define DPRINTF_MMU(fmt, ...) \
|
|
|
|
do { printf("MMU: " fmt , ## __VA_ARGS__); } while (0)
|
|
|
|
#else
|
|
|
|
#define DPRINTF_MMU(fmt, ...) do {} while (0)
|
|
|
|
#endif
|
|
|
|
|
2008-05-10 12:12:00 +02:00
|
|
|
static int cpu_sparc_find_by_name(sparc_def_t *cpu_def, const char *cpu_model);
|
2008-03-29 16:46:56 +01:00
|
|
|
|
2004-09-30 23:55:55 +02:00
|
|
|
/* Sparc MMU emulation */
|
|
|
|
|
2007-09-16 23:08:06 +02:00
|
|
|
#if defined(CONFIG_USER_ONLY)
|
2005-02-08 00:10:53 +01:00
|
|
|
|
2008-05-10 12:12:00 +02:00
|
|
|
int cpu_sparc_handle_mmu_fault(CPUState *env1, target_ulong address, int rw,
|
2007-10-14 09:07:08 +02:00
|
|
|
int mmu_idx, int is_softmmu)
|
2005-02-08 00:10:53 +01:00
|
|
|
{
|
2005-02-13 20:02:42 +01:00
|
|
|
if (rw & 2)
|
2008-05-10 12:12:00 +02:00
|
|
|
env1->exception_index = TT_TFAULT;
|
2005-02-13 20:02:42 +01:00
|
|
|
else
|
2008-05-10 12:12:00 +02:00
|
|
|
env1->exception_index = TT_DFAULT;
|
2005-02-08 00:10:53 +01:00
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
#else
|
2004-09-30 23:55:55 +02:00
|
|
|
|
2005-07-02 16:31:34 +02:00
|
|
|
#ifndef TARGET_SPARC64
|
2005-07-23 16:27:54 +02:00
|
|
|
/*
|
|
|
|
* Sparc V8 Reference MMU (SRMMU)
|
|
|
|
*/
|
2004-09-30 23:55:55 +02:00
|
|
|
static const int access_table[8][8] = {
|
2008-06-24 21:08:28 +02:00
|
|
|
{ 0, 0, 0, 0, 8, 0, 12, 12 },
|
|
|
|
{ 0, 0, 0, 0, 8, 0, 0, 0 },
|
|
|
|
{ 8, 8, 0, 0, 0, 8, 12, 12 },
|
|
|
|
{ 8, 8, 0, 0, 0, 8, 0, 0 },
|
|
|
|
{ 8, 0, 8, 0, 8, 8, 12, 12 },
|
|
|
|
{ 8, 0, 8, 0, 8, 0, 8, 0 },
|
|
|
|
{ 8, 8, 8, 0, 8, 8, 12, 12 },
|
|
|
|
{ 8, 8, 8, 0, 8, 8, 8, 0 }
|
2004-09-30 23:55:55 +02:00
|
|
|
};
|
|
|
|
|
2005-12-05 21:29:47 +01:00
|
|
|
static const int perm_table[2][8] = {
|
|
|
|
{
|
|
|
|
PAGE_READ,
|
|
|
|
PAGE_READ | PAGE_WRITE,
|
|
|
|
PAGE_READ | PAGE_EXEC,
|
|
|
|
PAGE_READ | PAGE_WRITE | PAGE_EXEC,
|
|
|
|
PAGE_EXEC,
|
|
|
|
PAGE_READ | PAGE_WRITE,
|
|
|
|
PAGE_READ | PAGE_EXEC,
|
|
|
|
PAGE_READ | PAGE_WRITE | PAGE_EXEC
|
|
|
|
},
|
|
|
|
{
|
|
|
|
PAGE_READ,
|
|
|
|
PAGE_READ | PAGE_WRITE,
|
|
|
|
PAGE_READ | PAGE_EXEC,
|
|
|
|
PAGE_READ | PAGE_WRITE | PAGE_EXEC,
|
|
|
|
PAGE_EXEC,
|
|
|
|
PAGE_READ,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
}
|
2004-09-30 23:55:55 +02:00
|
|
|
};
|
|
|
|
|
2009-10-01 23:12:16 +02:00
|
|
|
static int get_physical_address(CPUState *env, target_phys_addr_t *physical,
|
2008-03-29 16:46:56 +01:00
|
|
|
int *prot, int *access_index,
|
2010-03-17 03:14:28 +01:00
|
|
|
target_ulong address, int rw, int mmu_idx,
|
|
|
|
target_ulong *page_size)
|
2004-09-30 23:55:55 +02:00
|
|
|
{
|
2004-12-20 00:18:01 +01:00
|
|
|
int access_perms = 0;
|
2009-10-01 23:12:16 +02:00
|
|
|
target_phys_addr_t pde_ptr;
|
2005-01-30 23:39:04 +01:00
|
|
|
uint32_t pde;
|
2007-10-14 09:07:08 +02:00
|
|
|
int error_code = 0, is_dirty, is_user;
|
2004-12-20 00:18:01 +01:00
|
|
|
unsigned long page_offset;
|
2004-09-30 23:55:55 +02:00
|
|
|
|
2007-10-14 09:07:08 +02:00
|
|
|
is_user = mmu_idx == MMU_USER_IDX;
|
2007-09-24 21:44:09 +02:00
|
|
|
|
2004-09-30 23:55:55 +02:00
|
|
|
if ((env->mmuregs[0] & MMU_E) == 0) { /* MMU disabled */
|
2010-03-17 03:14:28 +01:00
|
|
|
*page_size = TARGET_PAGE_SIZE;
|
2007-09-24 21:44:09 +02:00
|
|
|
// Boot mode: instruction fetches are taken from PROM
|
2008-08-21 19:33:42 +02:00
|
|
|
if (rw == 2 && (env->mmuregs[0] & env->def->mmu_bm)) {
|
2007-11-29 18:08:01 +01:00
|
|
|
*physical = env->prom_addr | (address & 0x7ffffULL);
|
2007-09-24 21:44:09 +02:00
|
|
|
*prot = PAGE_READ | PAGE_EXEC;
|
|
|
|
return 0;
|
|
|
|
}
|
2007-09-20 16:54:22 +02:00
|
|
|
*physical = address;
|
2005-12-05 21:29:47 +01:00
|
|
|
*prot = PAGE_READ | PAGE_WRITE | PAGE_EXEC;
|
2004-12-20 00:18:01 +01:00
|
|
|
return 0;
|
2004-09-30 23:55:55 +02:00
|
|
|
}
|
|
|
|
|
2005-02-15 23:55:43 +01:00
|
|
|
*access_index = ((rw & 1) << 2) | (rw & 2) | (is_user? 0 : 1);
|
2007-05-19 14:58:30 +02:00
|
|
|
*physical = 0xffffffffffff0000ULL;
|
2005-02-15 23:55:43 +01:00
|
|
|
|
2004-09-30 23:55:55 +02:00
|
|
|
/* SPARC reference MMU table walk: Context table->L1->L2->PTE */
|
|
|
|
/* Context base + context number */
|
2008-02-11 19:27:33 +01:00
|
|
|
pde_ptr = (env->mmuregs[1] << 4) + (env->mmuregs[2] << 2);
|
2005-01-28 23:40:22 +01:00
|
|
|
pde = ldl_phys(pde_ptr);
|
2004-09-30 23:55:55 +02:00
|
|
|
|
|
|
|
/* Ctx pde */
|
|
|
|
switch (pde & PTE_ENTRYTYPE_MASK) {
|
2004-12-20 00:18:01 +01:00
|
|
|
default:
|
2004-09-30 23:55:55 +02:00
|
|
|
case 0: /* Invalid */
|
2007-09-20 16:54:22 +02:00
|
|
|
return 1 << 2;
|
2004-12-20 00:18:01 +01:00
|
|
|
case 2: /* L0 PTE, maybe should not happen? */
|
2004-09-30 23:55:55 +02:00
|
|
|
case 3: /* Reserved */
|
2005-02-15 23:55:43 +01:00
|
|
|
return 4 << 2;
|
2004-12-20 00:18:01 +01:00
|
|
|
case 1: /* L0 PDE */
|
2007-09-20 16:54:22 +02:00
|
|
|
pde_ptr = ((address >> 22) & ~3) + ((pde & ~3) << 4);
|
2005-01-28 23:40:22 +01:00
|
|
|
pde = ldl_phys(pde_ptr);
|
2004-09-30 23:55:55 +02:00
|
|
|
|
2007-09-20 16:54:22 +02:00
|
|
|
switch (pde & PTE_ENTRYTYPE_MASK) {
|
|
|
|
default:
|
|
|
|
case 0: /* Invalid */
|
|
|
|
return (1 << 8) | (1 << 2);
|
|
|
|
case 3: /* Reserved */
|
|
|
|
return (1 << 8) | (4 << 2);
|
|
|
|
case 1: /* L1 PDE */
|
|
|
|
pde_ptr = ((address & 0xfc0000) >> 16) + ((pde & ~3) << 4);
|
2005-01-28 23:40:22 +01:00
|
|
|
pde = ldl_phys(pde_ptr);
|
2004-09-30 23:55:55 +02:00
|
|
|
|
2007-09-20 16:54:22 +02:00
|
|
|
switch (pde & PTE_ENTRYTYPE_MASK) {
|
|
|
|
default:
|
|
|
|
case 0: /* Invalid */
|
|
|
|
return (2 << 8) | (1 << 2);
|
|
|
|
case 3: /* Reserved */
|
|
|
|
return (2 << 8) | (4 << 2);
|
|
|
|
case 1: /* L2 PDE */
|
|
|
|
pde_ptr = ((address & 0x3f000) >> 10) + ((pde & ~3) << 4);
|
2005-01-28 23:40:22 +01:00
|
|
|
pde = ldl_phys(pde_ptr);
|
2004-09-30 23:55:55 +02:00
|
|
|
|
2007-09-20 16:54:22 +02:00
|
|
|
switch (pde & PTE_ENTRYTYPE_MASK) {
|
|
|
|
default:
|
|
|
|
case 0: /* Invalid */
|
|
|
|
return (3 << 8) | (1 << 2);
|
|
|
|
case 1: /* PDE, should not happen */
|
|
|
|
case 3: /* Reserved */
|
|
|
|
return (3 << 8) | (4 << 2);
|
|
|
|
case 2: /* L3 PTE */
|
2008-05-12 18:13:33 +02:00
|
|
|
page_offset = (address & TARGET_PAGE_MASK) &
|
|
|
|
(TARGET_PAGE_SIZE - 1);
|
2007-09-20 16:54:22 +02:00
|
|
|
}
|
2010-03-17 03:14:28 +01:00
|
|
|
*page_size = TARGET_PAGE_SIZE;
|
2007-09-20 16:54:22 +02:00
|
|
|
break;
|
|
|
|
case 2: /* L2 PTE */
|
|
|
|
page_offset = address & 0x3ffff;
|
2010-03-17 03:14:28 +01:00
|
|
|
*page_size = 0x40000;
|
2007-09-20 16:54:22 +02:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 2: /* L1 PTE */
|
|
|
|
page_offset = address & 0xffffff;
|
2010-03-17 03:14:28 +01:00
|
|
|
*page_size = 0x1000000;
|
2007-09-20 16:54:22 +02:00
|
|
|
}
|
2004-09-30 23:55:55 +02:00
|
|
|
}
|
|
|
|
|
2010-01-31 03:27:36 +01:00
|
|
|
/* check access */
|
|
|
|
access_perms = (pde & PTE_ACCESS_MASK) >> PTE_ACCESS_SHIFT;
|
|
|
|
error_code = access_table[*access_index][access_perms];
|
|
|
|
if (error_code && !((env->mmuregs[0] & MMU_NF) && is_user))
|
|
|
|
return error_code;
|
|
|
|
|
2004-09-30 23:55:55 +02:00
|
|
|
/* update page modified and dirty bits */
|
2004-10-03 17:07:13 +02:00
|
|
|
is_dirty = (rw & 1) && !(pde & PG_MODIFIED_MASK);
|
2004-09-30 23:55:55 +02:00
|
|
|
if (!(pde & PG_ACCESSED_MASK) || is_dirty) {
|
2007-09-20 16:54:22 +02:00
|
|
|
pde |= PG_ACCESSED_MASK;
|
|
|
|
if (is_dirty)
|
|
|
|
pde |= PG_MODIFIED_MASK;
|
2005-01-28 23:40:22 +01:00
|
|
|
stl_phys_notdirty(pde_ptr, pde);
|
2004-09-30 23:55:55 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* the page can be put in the TLB */
|
2005-12-05 21:29:47 +01:00
|
|
|
*prot = perm_table[is_user][access_perms];
|
|
|
|
if (!(pde & PG_MODIFIED_MASK)) {
|
2004-09-30 23:55:55 +02:00
|
|
|
/* only set write access if already dirty... otherwise wait
|
|
|
|
for dirty access */
|
2005-12-05 21:29:47 +01:00
|
|
|
*prot &= ~PAGE_WRITE;
|
2004-09-30 23:55:55 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Even if large ptes, we map only one 4KB page in the cache to
|
|
|
|
avoid filling it too fast */
|
2009-10-01 23:12:16 +02:00
|
|
|
*physical = ((target_phys_addr_t)(pde & PTE_ADDR_MASK) << 4) + page_offset;
|
2005-03-13 10:43:36 +01:00
|
|
|
return error_code;
|
2004-12-20 00:18:01 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Perform address translation */
|
2005-01-30 23:39:04 +01:00
|
|
|
int cpu_sparc_handle_mmu_fault (CPUState *env, target_ulong address, int rw,
|
2007-10-14 09:07:08 +02:00
|
|
|
int mmu_idx, int is_softmmu)
|
2004-12-20 00:18:01 +01:00
|
|
|
{
|
2009-10-01 23:12:16 +02:00
|
|
|
target_phys_addr_t paddr;
|
2007-05-19 14:58:30 +02:00
|
|
|
target_ulong vaddr;
|
2010-03-17 03:14:28 +01:00
|
|
|
target_ulong page_size;
|
|
|
|
int error_code = 0, prot, access_index;
|
2004-09-30 23:55:55 +02:00
|
|
|
|
2008-05-12 18:13:33 +02:00
|
|
|
error_code = get_physical_address(env, &paddr, &prot, &access_index,
|
2010-03-17 03:14:28 +01:00
|
|
|
address, rw, mmu_idx, &page_size);
|
2004-12-20 00:18:01 +01:00
|
|
|
if (error_code == 0) {
|
2007-09-20 16:54:22 +02:00
|
|
|
vaddr = address & TARGET_PAGE_MASK;
|
|
|
|
paddr &= TARGET_PAGE_MASK;
|
2005-11-11 01:24:58 +01:00
|
|
|
#ifdef DEBUG_MMU
|
2007-09-20 16:54:22 +02:00
|
|
|
printf("Translate at " TARGET_FMT_lx " -> " TARGET_FMT_plx ", vaddr "
|
2007-05-19 14:58:30 +02:00
|
|
|
TARGET_FMT_lx "\n", address, paddr, vaddr);
|
2005-11-11 01:24:58 +01:00
|
|
|
#endif
|
2010-03-17 03:14:28 +01:00
|
|
|
tlb_set_page(env, vaddr, paddr, prot, mmu_idx, page_size);
|
|
|
|
return 0;
|
2004-12-20 00:18:01 +01:00
|
|
|
}
|
2004-09-30 23:55:55 +02:00
|
|
|
|
|
|
|
if (env->mmuregs[3]) /* Fault status register */
|
2007-09-20 16:54:22 +02:00
|
|
|
env->mmuregs[3] = 1; /* overflow (not read before another fault) */
|
2005-02-15 23:55:43 +01:00
|
|
|
env->mmuregs[3] |= (access_index << 5) | error_code | 2;
|
2004-09-30 23:55:55 +02:00
|
|
|
env->mmuregs[4] = address; /* Fault address register */
|
|
|
|
|
2005-02-13 20:02:42 +01:00
|
|
|
if ((env->mmuregs[0] & MMU_NF) || env->psret == 0) {
|
2005-03-13 10:43:36 +01:00
|
|
|
// No fault mode: if a mapping is available, just override
|
|
|
|
// permissions. If no mapping is available, redirect accesses to
|
|
|
|
// neverland. Fake/overridden mappings will be flushed when
|
|
|
|
// switching to normal mode.
|
2007-09-20 16:54:22 +02:00
|
|
|
vaddr = address & TARGET_PAGE_MASK;
|
2005-12-05 21:29:47 +01:00
|
|
|
prot = PAGE_READ | PAGE_WRITE | PAGE_EXEC;
|
2010-03-17 03:14:28 +01:00
|
|
|
tlb_set_page(env, vaddr, paddr, prot, mmu_idx, TARGET_PAGE_SIZE);
|
|
|
|
return 0;
|
2005-02-15 23:55:43 +01:00
|
|
|
} else {
|
|
|
|
if (rw & 2)
|
|
|
|
env->exception_index = TT_TFAULT;
|
|
|
|
else
|
|
|
|
env->exception_index = TT_DFAULT;
|
|
|
|
return 1;
|
2005-02-13 20:02:42 +01:00
|
|
|
}
|
2004-09-30 23:55:55 +02:00
|
|
|
}
|
2005-10-30 22:23:39 +01:00
|
|
|
|
|
|
|
target_ulong mmu_probe(CPUState *env, target_ulong address, int mmulev)
|
|
|
|
{
|
2009-10-01 23:12:16 +02:00
|
|
|
target_phys_addr_t pde_ptr;
|
2005-10-30 22:23:39 +01:00
|
|
|
uint32_t pde;
|
|
|
|
|
|
|
|
/* Context base + context number */
|
2009-10-01 23:12:16 +02:00
|
|
|
pde_ptr = (target_phys_addr_t)(env->mmuregs[1] << 4) +
|
2007-05-19 14:58:30 +02:00
|
|
|
(env->mmuregs[2] << 2);
|
2005-10-30 22:23:39 +01:00
|
|
|
pde = ldl_phys(pde_ptr);
|
|
|
|
|
|
|
|
switch (pde & PTE_ENTRYTYPE_MASK) {
|
|
|
|
default:
|
|
|
|
case 0: /* Invalid */
|
|
|
|
case 2: /* PTE, maybe should not happen? */
|
|
|
|
case 3: /* Reserved */
|
2007-09-20 16:54:22 +02:00
|
|
|
return 0;
|
2005-10-30 22:23:39 +01:00
|
|
|
case 1: /* L1 PDE */
|
2007-09-20 16:54:22 +02:00
|
|
|
if (mmulev == 3)
|
|
|
|
return pde;
|
|
|
|
pde_ptr = ((address >> 22) & ~3) + ((pde & ~3) << 4);
|
2005-10-30 22:23:39 +01:00
|
|
|
pde = ldl_phys(pde_ptr);
|
|
|
|
|
2007-09-20 16:54:22 +02:00
|
|
|
switch (pde & PTE_ENTRYTYPE_MASK) {
|
|
|
|
default:
|
|
|
|
case 0: /* Invalid */
|
|
|
|
case 3: /* Reserved */
|
|
|
|
return 0;
|
|
|
|
case 2: /* L1 PTE */
|
|
|
|
return pde;
|
|
|
|
case 1: /* L2 PDE */
|
|
|
|
if (mmulev == 2)
|
|
|
|
return pde;
|
|
|
|
pde_ptr = ((address & 0xfc0000) >> 16) + ((pde & ~3) << 4);
|
2005-10-30 22:23:39 +01:00
|
|
|
pde = ldl_phys(pde_ptr);
|
|
|
|
|
2007-09-20 16:54:22 +02:00
|
|
|
switch (pde & PTE_ENTRYTYPE_MASK) {
|
|
|
|
default:
|
|
|
|
case 0: /* Invalid */
|
|
|
|
case 3: /* Reserved */
|
|
|
|
return 0;
|
|
|
|
case 2: /* L2 PTE */
|
|
|
|
return pde;
|
|
|
|
case 1: /* L3 PDE */
|
|
|
|
if (mmulev == 1)
|
|
|
|
return pde;
|
|
|
|
pde_ptr = ((address & 0x3f000) >> 10) + ((pde & ~3) << 4);
|
2005-10-30 22:23:39 +01:00
|
|
|
pde = ldl_phys(pde_ptr);
|
|
|
|
|
2007-09-20 16:54:22 +02:00
|
|
|
switch (pde & PTE_ENTRYTYPE_MASK) {
|
|
|
|
default:
|
|
|
|
case 0: /* Invalid */
|
|
|
|
case 1: /* PDE, should not happen */
|
|
|
|
case 3: /* Reserved */
|
|
|
|
return 0;
|
|
|
|
case 2: /* L3 PTE */
|
|
|
|
return pde;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2005-10-30 22:23:39 +01:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-12-19 14:42:56 +01:00
|
|
|
void dump_mmu(FILE *f, fprintf_function cpu_fprintf, CPUState *env)
|
2005-10-30 22:23:39 +01:00
|
|
|
{
|
2007-05-19 14:58:30 +02:00
|
|
|
target_ulong va, va1, va2;
|
|
|
|
unsigned int n, m, o;
|
2009-10-01 23:12:16 +02:00
|
|
|
target_phys_addr_t pde_ptr, pa;
|
2005-10-30 22:23:39 +01:00
|
|
|
uint32_t pde;
|
|
|
|
|
|
|
|
pde_ptr = (env->mmuregs[1] << 4) + (env->mmuregs[2] << 2);
|
|
|
|
pde = ldl_phys(pde_ptr);
|
2010-12-19 14:42:56 +01:00
|
|
|
(*cpu_fprintf)(f, "Root ptr: " TARGET_FMT_plx ", ctx: %d\n",
|
|
|
|
(target_phys_addr_t)env->mmuregs[1] << 4, env->mmuregs[2]);
|
2005-10-30 22:23:39 +01:00
|
|
|
for (n = 0, va = 0; n < 256; n++, va += 16 * 1024 * 1024) {
|
2007-09-20 16:54:22 +02:00
|
|
|
pde = mmu_probe(env, va, 2);
|
|
|
|
if (pde) {
|
|
|
|
pa = cpu_get_phys_page_debug(env, va);
|
2010-12-19 14:42:56 +01:00
|
|
|
(*cpu_fprintf)(f, "VA: " TARGET_FMT_lx ", PA: " TARGET_FMT_plx
|
|
|
|
" PDE: " TARGET_FMT_lx "\n", va, pa, pde);
|
2007-09-20 16:54:22 +02:00
|
|
|
for (m = 0, va1 = va; m < 64; m++, va1 += 256 * 1024) {
|
|
|
|
pde = mmu_probe(env, va1, 1);
|
|
|
|
if (pde) {
|
|
|
|
pa = cpu_get_phys_page_debug(env, va1);
|
2010-12-19 14:42:56 +01:00
|
|
|
(*cpu_fprintf)(f, " VA: " TARGET_FMT_lx ", PA: "
|
|
|
|
TARGET_FMT_plx " PDE: " TARGET_FMT_lx "\n",
|
|
|
|
va1, pa, pde);
|
2007-09-20 16:54:22 +02:00
|
|
|
for (o = 0, va2 = va1; o < 64; o++, va2 += 4 * 1024) {
|
|
|
|
pde = mmu_probe(env, va2, 0);
|
|
|
|
if (pde) {
|
|
|
|
pa = cpu_get_phys_page_debug(env, va2);
|
2010-12-19 14:42:56 +01:00
|
|
|
(*cpu_fprintf)(f, " VA: " TARGET_FMT_lx ", PA: "
|
|
|
|
TARGET_FMT_plx " PTE: "
|
|
|
|
TARGET_FMT_lx "\n",
|
|
|
|
va2, pa, pde);
|
2007-09-20 16:54:22 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2005-10-30 22:23:39 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#else /* !TARGET_SPARC64 */
|
2009-07-12 09:41:42 +02:00
|
|
|
|
|
|
|
// 41 bit physical address space
|
2009-10-01 23:12:16 +02:00
|
|
|
static inline target_phys_addr_t ultrasparc_truncate_physical(uint64_t x)
|
2009-07-12 09:41:42 +02:00
|
|
|
{
|
|
|
|
return x & 0x1ffffffffffULL;
|
|
|
|
}
|
|
|
|
|
2005-07-23 16:27:54 +02:00
|
|
|
/*
|
|
|
|
* UltraSparc IIi I/DMMUs
|
|
|
|
*/
|
2009-07-12 09:41:42 +02:00
|
|
|
|
|
|
|
// Returns true if TTE tag is valid and matches virtual address value in context
|
|
|
|
// requires virtual address mask value calculated from TTE entry size
|
2009-07-26 23:49:04 +02:00
|
|
|
static inline int ultrasparc_tag_match(SparcTLBEntry *tlb,
|
2009-07-12 09:41:42 +02:00
|
|
|
uint64_t address, uint64_t context,
|
2010-05-04 21:15:41 +02:00
|
|
|
target_phys_addr_t *physical)
|
2009-07-12 09:41:42 +02:00
|
|
|
{
|
|
|
|
uint64_t mask;
|
|
|
|
|
2011-07-21 17:16:27 +02:00
|
|
|
switch (TTE_PGSIZE(tlb->tte)) {
|
2009-07-12 09:41:42 +02:00
|
|
|
default:
|
|
|
|
case 0x0: // 8k
|
|
|
|
mask = 0xffffffffffffe000ULL;
|
|
|
|
break;
|
|
|
|
case 0x1: // 64k
|
|
|
|
mask = 0xffffffffffff0000ULL;
|
|
|
|
break;
|
|
|
|
case 0x2: // 512k
|
|
|
|
mask = 0xfffffffffff80000ULL;
|
|
|
|
break;
|
|
|
|
case 0x3: // 4M
|
|
|
|
mask = 0xffffffffffc00000ULL;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
// valid, context match, virtual address match?
|
2009-07-26 23:57:39 +02:00
|
|
|
if (TTE_IS_VALID(tlb->tte) &&
|
2010-05-04 21:15:41 +02:00
|
|
|
(TTE_IS_GLOBAL(tlb->tte) || tlb_compare_context(tlb, context))
|
2009-12-05 12:14:55 +01:00
|
|
|
&& compare_masked(address, tlb->tag, mask))
|
2009-07-12 09:41:42 +02:00
|
|
|
{
|
|
|
|
// decode physical address
|
2009-07-26 23:49:04 +02:00
|
|
|
*physical = ((tlb->tte & mask) | (address & ~mask)) & 0x1ffffffe000ULL;
|
2009-07-12 09:41:42 +02:00
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-05-12 18:13:33 +02:00
|
|
|
static int get_physical_address_data(CPUState *env,
|
2009-10-01 23:12:16 +02:00
|
|
|
target_phys_addr_t *physical, int *prot,
|
2010-05-03 09:29:44 +02:00
|
|
|
target_ulong address, int rw, int mmu_idx)
|
2005-07-02 16:31:34 +02:00
|
|
|
{
|
|
|
|
unsigned int i;
|
2009-07-12 09:41:42 +02:00
|
|
|
uint64_t context;
|
2011-07-21 17:16:28 +02:00
|
|
|
uint64_t sfsr = 0;
|
2005-07-02 16:31:34 +02:00
|
|
|
|
2010-05-03 09:29:44 +02:00
|
|
|
int is_user = (mmu_idx == MMU_USER_IDX ||
|
|
|
|
mmu_idx == MMU_USER_SECONDARY_IDX);
|
|
|
|
|
2005-07-02 16:31:34 +02:00
|
|
|
if ((env->lsu & DMMU_E) == 0) { /* DMMU disabled */
|
2009-07-12 09:41:42 +02:00
|
|
|
*physical = ultrasparc_truncate_physical(address);
|
2007-09-20 16:54:22 +02:00
|
|
|
*prot = PAGE_READ | PAGE_WRITE;
|
2005-07-02 16:31:34 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-05-03 09:29:44 +02:00
|
|
|
switch(mmu_idx) {
|
|
|
|
case MMU_USER_IDX:
|
|
|
|
case MMU_KERNEL_IDX:
|
2010-05-04 21:15:41 +02:00
|
|
|
context = env->dmmu.mmu_primary_context & 0x1fff;
|
2011-07-21 17:16:28 +02:00
|
|
|
sfsr |= SFSR_CT_PRIMARY;
|
2010-05-03 09:29:44 +02:00
|
|
|
break;
|
|
|
|
case MMU_USER_SECONDARY_IDX:
|
|
|
|
case MMU_KERNEL_SECONDARY_IDX:
|
|
|
|
context = env->dmmu.mmu_secondary_context & 0x1fff;
|
2011-07-21 17:16:28 +02:00
|
|
|
sfsr |= SFSR_CT_SECONDARY;
|
2010-05-03 09:29:44 +02:00
|
|
|
break;
|
|
|
|
case MMU_NUCLEUS_IDX:
|
2011-07-21 17:16:28 +02:00
|
|
|
sfsr |= SFSR_CT_NUCLEUS;
|
|
|
|
/* FALLTHRU */
|
2010-05-07 18:14:59 +02:00
|
|
|
default:
|
2010-05-04 21:15:41 +02:00
|
|
|
context = 0;
|
2010-05-03 09:29:44 +02:00
|
|
|
break;
|
2010-05-04 21:15:41 +02:00
|
|
|
}
|
2009-07-12 09:41:42 +02:00
|
|
|
|
2011-07-21 17:16:28 +02:00
|
|
|
if (rw == 1) {
|
|
|
|
sfsr |= SFSR_WRITE_BIT;
|
|
|
|
}
|
|
|
|
|
2005-07-02 16:31:34 +02:00
|
|
|
for (i = 0; i < 64; i++) {
|
2009-01-12 22:12:22 +01:00
|
|
|
// ctx match, vaddr match, valid?
|
2010-05-22 12:52:19 +02:00
|
|
|
if (ultrasparc_tag_match(&env->dtlb[i], address, context, physical)) {
|
|
|
|
|
2009-01-12 22:12:22 +01:00
|
|
|
// access ok?
|
2011-07-21 17:16:27 +02:00
|
|
|
if (TTE_IS_PRIV(env->dtlb[i].tte) && is_user) {
|
2011-07-21 17:16:28 +02:00
|
|
|
sfsr |= SFSR_FT_PRIV_BIT; /* privilege violation */
|
2010-05-22 12:52:19 +02:00
|
|
|
env->exception_index = TT_DFAULT;
|
2009-07-26 23:49:04 +02:00
|
|
|
|
2010-05-22 12:52:19 +02:00
|
|
|
DPRINTF_MMU("DFAULT at %" PRIx64 " context %" PRIx64
|
|
|
|
" mmu_idx=%d tl=%d\n",
|
|
|
|
address, context, mmu_idx, env->tl);
|
2011-07-21 17:16:27 +02:00
|
|
|
} else if (!TTE_IS_W_OK(env->dtlb[i].tte) && (rw == 1)) {
|
2010-05-22 12:52:19 +02:00
|
|
|
env->exception_index = TT_DPROT;
|
2009-07-26 23:49:04 +02:00
|
|
|
|
2010-05-22 12:52:19 +02:00
|
|
|
DPRINTF_MMU("DPROT at %" PRIx64 " context %" PRIx64
|
|
|
|
" mmu_idx=%d tl=%d\n",
|
|
|
|
address, context, mmu_idx, env->tl);
|
|
|
|
} else {
|
|
|
|
*prot = PAGE_READ;
|
2011-07-21 17:16:27 +02:00
|
|
|
if (TTE_IS_W_OK(env->dtlb[i].tte)) {
|
2010-05-22 12:52:19 +02:00
|
|
|
*prot |= PAGE_WRITE;
|
2011-07-21 17:16:27 +02:00
|
|
|
}
|
2010-05-22 12:52:19 +02:00
|
|
|
|
|
|
|
TTE_SET_USED(env->dtlb[i].tte);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-07-21 17:16:28 +02:00
|
|
|
if (env->dmmu.sfsr & SFSR_VALID_BIT) { /* Fault status register */
|
|
|
|
sfsr |= SFSR_OW_BIT; /* overflow (not read before
|
|
|
|
another fault) */
|
|
|
|
}
|
2009-07-26 23:49:04 +02:00
|
|
|
|
2011-07-21 17:16:28 +02:00
|
|
|
if (env->pstate & PS_PRIV) {
|
|
|
|
sfsr |= SFSR_PR_BIT;
|
|
|
|
}
|
2009-07-26 23:49:04 +02:00
|
|
|
|
2011-07-21 17:16:28 +02:00
|
|
|
/* FIXME: ASI field in SFSR must be set */
|
|
|
|
env->dmmu.sfsr = sfsr | SFSR_VALID_BIT;
|
2009-07-26 23:49:04 +02:00
|
|
|
|
2010-05-22 12:52:19 +02:00
|
|
|
env->dmmu.sfar = address; /* Fault address register */
|
2010-06-01 22:12:22 +02:00
|
|
|
|
|
|
|
env->dmmu.tag_access = (address & ~0x1fffULL) | context;
|
|
|
|
|
2010-05-22 12:52:19 +02:00
|
|
|
return 1;
|
2007-09-20 16:54:22 +02:00
|
|
|
}
|
2005-07-02 16:31:34 +02:00
|
|
|
}
|
2010-05-22 12:52:19 +02:00
|
|
|
|
|
|
|
DPRINTF_MMU("DMISS at %" PRIx64 " context %" PRIx64 "\n",
|
|
|
|
address, context);
|
|
|
|
|
2011-07-21 17:16:28 +02:00
|
|
|
/*
|
|
|
|
* On MMU misses:
|
|
|
|
* - UltraSPARC IIi: SFSR and SFAR unmodified
|
|
|
|
* - JPS1: SFAR updated and some fields of SFSR updated
|
|
|
|
*/
|
2009-07-26 23:49:04 +02:00
|
|
|
env->dmmu.tag_access = (address & ~0x1fffULL) | context;
|
2005-07-23 16:27:54 +02:00
|
|
|
env->exception_index = TT_DMISS;
|
2005-07-02 16:31:34 +02:00
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
2008-05-12 18:13:33 +02:00
|
|
|
static int get_physical_address_code(CPUState *env,
|
2009-10-01 23:12:16 +02:00
|
|
|
target_phys_addr_t *physical, int *prot,
|
2010-05-03 09:29:44 +02:00
|
|
|
target_ulong address, int mmu_idx)
|
2005-07-02 16:31:34 +02:00
|
|
|
{
|
|
|
|
unsigned int i;
|
2009-07-12 09:41:42 +02:00
|
|
|
uint64_t context;
|
2005-07-02 16:31:34 +02:00
|
|
|
|
2010-05-03 09:29:44 +02:00
|
|
|
int is_user = (mmu_idx == MMU_USER_IDX ||
|
|
|
|
mmu_idx == MMU_USER_SECONDARY_IDX);
|
|
|
|
|
2009-07-12 09:41:42 +02:00
|
|
|
if ((env->lsu & IMMU_E) == 0 || (env->pstate & PS_RED) != 0) {
|
|
|
|
/* IMMU disabled */
|
|
|
|
*physical = ultrasparc_truncate_physical(address);
|
2007-09-20 16:54:22 +02:00
|
|
|
*prot = PAGE_EXEC;
|
2005-07-02 16:31:34 +02:00
|
|
|
return 0;
|
|
|
|
}
|
2005-07-23 16:27:54 +02:00
|
|
|
|
2010-05-04 21:15:41 +02:00
|
|
|
if (env->tl == 0) {
|
2010-05-03 09:29:44 +02:00
|
|
|
/* PRIMARY context */
|
2010-05-04 21:15:41 +02:00
|
|
|
context = env->dmmu.mmu_primary_context & 0x1fff;
|
|
|
|
} else {
|
2010-05-03 09:29:44 +02:00
|
|
|
/* NUCLEUS context */
|
2010-05-04 21:15:41 +02:00
|
|
|
context = 0;
|
|
|
|
}
|
2009-07-12 09:41:42 +02:00
|
|
|
|
2005-07-02 16:31:34 +02:00
|
|
|
for (i = 0; i < 64; i++) {
|
2009-01-12 22:12:22 +01:00
|
|
|
// ctx match, vaddr match, valid?
|
2009-07-26 23:49:04 +02:00
|
|
|
if (ultrasparc_tag_match(&env->itlb[i],
|
2010-05-04 21:15:41 +02:00
|
|
|
address, context, physical)) {
|
2009-01-12 22:12:22 +01:00
|
|
|
// access ok?
|
2011-07-21 17:16:27 +02:00
|
|
|
if (TTE_IS_PRIV(env->itlb[i].tte) && is_user) {
|
2011-07-21 17:16:28 +02:00
|
|
|
/* Fault status register */
|
|
|
|
if (env->immu.sfsr & SFSR_VALID_BIT) {
|
|
|
|
env->immu.sfsr = SFSR_OW_BIT; /* overflow (not read before
|
|
|
|
another fault) */
|
|
|
|
} else {
|
|
|
|
env->immu.sfsr = 0;
|
|
|
|
}
|
|
|
|
if (env->pstate & PS_PRIV) {
|
|
|
|
env->immu.sfsr |= SFSR_PR_BIT;
|
|
|
|
}
|
|
|
|
if (env->tl > 0) {
|
|
|
|
env->immu.sfsr |= SFSR_CT_NUCLEUS;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* FIXME: ASI field in SFSR must be set */
|
|
|
|
env->immu.sfsr |= SFSR_FT_PRIV_BIT | SFSR_VALID_BIT;
|
2007-09-20 16:54:22 +02:00
|
|
|
env->exception_index = TT_TFAULT;
|
2010-05-22 12:52:19 +02:00
|
|
|
|
2010-06-01 22:12:22 +02:00
|
|
|
env->immu.tag_access = (address & ~0x1fffULL) | context;
|
|
|
|
|
2010-05-22 12:52:19 +02:00
|
|
|
DPRINTF_MMU("TFAULT at %" PRIx64 " context %" PRIx64 "\n",
|
|
|
|
address, context);
|
|
|
|
|
2007-09-20 16:54:22 +02:00
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
*prot = PAGE_EXEC;
|
2009-07-26 23:57:39 +02:00
|
|
|
TTE_SET_USED(env->itlb[i].tte);
|
2007-09-20 16:54:22 +02:00
|
|
|
return 0;
|
|
|
|
}
|
2005-07-02 16:31:34 +02:00
|
|
|
}
|
2010-05-22 12:52:19 +02:00
|
|
|
|
|
|
|
DPRINTF_MMU("TMISS at %" PRIx64 " context %" PRIx64 "\n",
|
|
|
|
address, context);
|
|
|
|
|
2009-05-02 21:52:32 +02:00
|
|
|
/* Context is stored in DMMU (dmmuregs[1]) also for IMMU */
|
2009-07-26 23:49:04 +02:00
|
|
|
env->immu.tag_access = (address & ~0x1fffULL) | context;
|
2005-07-23 16:27:54 +02:00
|
|
|
env->exception_index = TT_TMISS;
|
2005-07-02 16:31:34 +02:00
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
2009-10-01 23:12:16 +02:00
|
|
|
static int get_physical_address(CPUState *env, target_phys_addr_t *physical,
|
2008-03-29 16:46:56 +01:00
|
|
|
int *prot, int *access_index,
|
2010-03-17 03:14:28 +01:00
|
|
|
target_ulong address, int rw, int mmu_idx,
|
|
|
|
target_ulong *page_size)
|
2005-07-02 16:31:34 +02:00
|
|
|
{
|
2010-03-17 03:14:28 +01:00
|
|
|
/* ??? We treat everything as a small page, then explicitly flush
|
|
|
|
everything when an entry is evicted. */
|
|
|
|
*page_size = TARGET_PAGE_SIZE;
|
2010-05-22 12:52:35 +02:00
|
|
|
|
|
|
|
#if defined (DEBUG_MMU)
|
|
|
|
/* safety net to catch wrong softmmu index use from dynamic code */
|
|
|
|
if (env->tl > 0 && mmu_idx != MMU_NUCLEUS_IDX) {
|
|
|
|
DPRINTF_MMU("get_physical_address %s tl=%d mmu_idx=%d"
|
|
|
|
" primary context=%" PRIx64
|
|
|
|
" secondary context=%" PRIx64
|
|
|
|
" address=%" PRIx64
|
|
|
|
"\n",
|
|
|
|
(rw == 2 ? "CODE" : "DATA"),
|
|
|
|
env->tl, mmu_idx,
|
|
|
|
env->dmmu.mmu_primary_context,
|
|
|
|
env->dmmu.mmu_secondary_context,
|
|
|
|
address);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2005-07-02 16:31:34 +02:00
|
|
|
if (rw == 2)
|
2008-05-10 12:12:00 +02:00
|
|
|
return get_physical_address_code(env, physical, prot, address,
|
2010-05-03 09:29:44 +02:00
|
|
|
mmu_idx);
|
2005-07-02 16:31:34 +02:00
|
|
|
else
|
2008-05-10 12:12:00 +02:00
|
|
|
return get_physical_address_data(env, physical, prot, address, rw,
|
2010-05-03 09:29:44 +02:00
|
|
|
mmu_idx);
|
2005-07-02 16:31:34 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Perform address translation */
|
|
|
|
int cpu_sparc_handle_mmu_fault (CPUState *env, target_ulong address, int rw,
|
2007-10-14 09:07:08 +02:00
|
|
|
int mmu_idx, int is_softmmu)
|
2005-07-02 16:31:34 +02:00
|
|
|
{
|
2005-07-23 16:27:54 +02:00
|
|
|
target_ulong virt_addr, vaddr;
|
2009-10-01 23:12:16 +02:00
|
|
|
target_phys_addr_t paddr;
|
2010-03-17 03:14:28 +01:00
|
|
|
target_ulong page_size;
|
|
|
|
int error_code = 0, prot, access_index;
|
2005-07-02 16:31:34 +02:00
|
|
|
|
2008-05-12 18:13:33 +02:00
|
|
|
error_code = get_physical_address(env, &paddr, &prot, &access_index,
|
2010-03-17 03:14:28 +01:00
|
|
|
address, rw, mmu_idx, &page_size);
|
2005-07-02 16:31:34 +02:00
|
|
|
if (error_code == 0) {
|
2007-09-20 16:54:22 +02:00
|
|
|
virt_addr = address & TARGET_PAGE_MASK;
|
2008-05-12 18:13:33 +02:00
|
|
|
vaddr = virt_addr + ((address & TARGET_PAGE_MASK) &
|
|
|
|
(TARGET_PAGE_SIZE - 1));
|
2010-05-22 12:52:19 +02:00
|
|
|
|
|
|
|
DPRINTF_MMU("Translate at %" PRIx64 " -> %" PRIx64 ","
|
|
|
|
" vaddr %" PRIx64
|
|
|
|
" mmu_idx=%d"
|
|
|
|
" tl=%d"
|
|
|
|
" primary context=%" PRIx64
|
|
|
|
" secondary context=%" PRIx64
|
|
|
|
"\n",
|
|
|
|
address, paddr, vaddr, mmu_idx, env->tl,
|
|
|
|
env->dmmu.mmu_primary_context,
|
|
|
|
env->dmmu.mmu_secondary_context);
|
|
|
|
|
2010-03-17 03:14:28 +01:00
|
|
|
tlb_set_page(env, vaddr, paddr, prot, mmu_idx, page_size);
|
|
|
|
return 0;
|
2005-07-02 16:31:34 +02:00
|
|
|
}
|
|
|
|
// XXX
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
2010-12-19 14:42:56 +01:00
|
|
|
void dump_mmu(FILE *f, fprintf_function cpu_fprintf, CPUState *env)
|
2005-07-23 16:27:54 +02:00
|
|
|
{
|
|
|
|
unsigned int i;
|
|
|
|
const char *mask;
|
|
|
|
|
2010-12-19 14:42:56 +01:00
|
|
|
(*cpu_fprintf)(f, "MMU contexts: Primary: %" PRId64 ", Secondary: %"
|
|
|
|
PRId64 "\n",
|
|
|
|
env->dmmu.mmu_primary_context,
|
|
|
|
env->dmmu.mmu_secondary_context);
|
2005-07-23 16:27:54 +02:00
|
|
|
if ((env->lsu & DMMU_E) == 0) {
|
2010-12-19 14:42:56 +01:00
|
|
|
(*cpu_fprintf)(f, "DMMU disabled\n");
|
2005-07-23 16:27:54 +02:00
|
|
|
} else {
|
2010-12-19 14:42:56 +01:00
|
|
|
(*cpu_fprintf)(f, "DMMU dump\n");
|
2007-09-20 16:54:22 +02:00
|
|
|
for (i = 0; i < 64; i++) {
|
2011-07-21 17:16:27 +02:00
|
|
|
switch (TTE_PGSIZE(env->dtlb[i].tte)) {
|
2007-09-20 16:54:22 +02:00
|
|
|
default:
|
|
|
|
case 0x0:
|
|
|
|
mask = " 8k";
|
|
|
|
break;
|
|
|
|
case 0x1:
|
|
|
|
mask = " 64k";
|
|
|
|
break;
|
|
|
|
case 0x2:
|
|
|
|
mask = "512k";
|
|
|
|
break;
|
|
|
|
case 0x3:
|
|
|
|
mask = " 4M";
|
|
|
|
break;
|
|
|
|
}
|
2011-07-21 17:16:27 +02:00
|
|
|
if (TTE_IS_VALID(env->dtlb[i].tte)) {
|
2010-12-19 14:42:56 +01:00
|
|
|
(*cpu_fprintf)(f, "[%02u] VA: %" PRIx64 ", PA: %" PRIx64
|
|
|
|
", %s, %s, %s, %s, ctx %" PRId64 " %s\n",
|
|
|
|
i,
|
|
|
|
env->dtlb[i].tag & (uint64_t)~0x1fffULL,
|
2011-07-21 17:16:27 +02:00
|
|
|
TTE_PA(env->dtlb[i].tte),
|
2010-12-19 14:42:56 +01:00
|
|
|
mask,
|
2011-07-21 17:16:27 +02:00
|
|
|
TTE_IS_PRIV(env->dtlb[i].tte) ? "priv" : "user",
|
|
|
|
TTE_IS_W_OK(env->dtlb[i].tte) ? "RW" : "RO",
|
|
|
|
TTE_IS_LOCKED(env->dtlb[i].tte) ?
|
|
|
|
"locked" : "unlocked",
|
2010-12-19 14:42:56 +01:00
|
|
|
env->dtlb[i].tag & (uint64_t)0x1fffULL,
|
|
|
|
TTE_IS_GLOBAL(env->dtlb[i].tte)?
|
|
|
|
"global" : "local");
|
2007-09-20 16:54:22 +02:00
|
|
|
}
|
|
|
|
}
|
2005-07-23 16:27:54 +02:00
|
|
|
}
|
|
|
|
if ((env->lsu & IMMU_E) == 0) {
|
2010-12-19 14:42:56 +01:00
|
|
|
(*cpu_fprintf)(f, "IMMU disabled\n");
|
2005-07-23 16:27:54 +02:00
|
|
|
} else {
|
2010-12-19 14:42:56 +01:00
|
|
|
(*cpu_fprintf)(f, "IMMU dump\n");
|
2007-09-20 16:54:22 +02:00
|
|
|
for (i = 0; i < 64; i++) {
|
2011-07-21 17:16:27 +02:00
|
|
|
switch (TTE_PGSIZE(env->itlb[i].tte)) {
|
2007-09-20 16:54:22 +02:00
|
|
|
default:
|
|
|
|
case 0x0:
|
|
|
|
mask = " 8k";
|
|
|
|
break;
|
|
|
|
case 0x1:
|
|
|
|
mask = " 64k";
|
|
|
|
break;
|
|
|
|
case 0x2:
|
|
|
|
mask = "512k";
|
|
|
|
break;
|
|
|
|
case 0x3:
|
|
|
|
mask = " 4M";
|
|
|
|
break;
|
|
|
|
}
|
2011-07-21 17:16:27 +02:00
|
|
|
if (TTE_IS_VALID(env->itlb[i].tte)) {
|
2010-12-19 14:42:56 +01:00
|
|
|
(*cpu_fprintf)(f, "[%02u] VA: %" PRIx64 ", PA: %" PRIx64
|
|
|
|
", %s, %s, %s, ctx %" PRId64 " %s\n",
|
|
|
|
i,
|
|
|
|
env->itlb[i].tag & (uint64_t)~0x1fffULL,
|
2011-07-21 17:16:27 +02:00
|
|
|
TTE_PA(env->itlb[i].tte),
|
2010-12-19 14:42:56 +01:00
|
|
|
mask,
|
2011-07-21 17:16:27 +02:00
|
|
|
TTE_IS_PRIV(env->itlb[i].tte) ? "priv" : "user",
|
|
|
|
TTE_IS_LOCKED(env->itlb[i].tte) ?
|
|
|
|
"locked" : "unlocked",
|
2010-12-19 14:42:56 +01:00
|
|
|
env->itlb[i].tag & (uint64_t)0x1fffULL,
|
|
|
|
TTE_IS_GLOBAL(env->itlb[i].tte)?
|
|
|
|
"global" : "local");
|
2007-09-20 16:54:22 +02:00
|
|
|
}
|
|
|
|
}
|
2005-07-23 16:27:54 +02:00
|
|
|
}
|
|
|
|
}
|
2005-10-30 22:23:39 +01:00
|
|
|
|
|
|
|
#endif /* TARGET_SPARC64 */
|
|
|
|
#endif /* !CONFIG_USER_ONLY */
|
|
|
|
|
2008-03-29 16:46:56 +01:00
|
|
|
|
2010-03-01 04:46:18 +01:00
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
2011-07-21 17:16:29 +02:00
|
|
|
static int cpu_sparc_get_phys_page(CPUState *env, target_phys_addr_t *phys,
|
|
|
|
target_ulong addr, int rw, int mmu_idx)
|
|
|
|
{
|
|
|
|
target_ulong page_size;
|
|
|
|
int prot, access_index;
|
|
|
|
|
|
|
|
return get_physical_address(env, phys, &prot, &access_index, addr, rw,
|
|
|
|
mmu_idx, &page_size);
|
|
|
|
}
|
|
|
|
|
2010-05-03 09:29:44 +02:00
|
|
|
target_phys_addr_t cpu_get_phys_page_nofault(CPUState *env, target_ulong addr,
|
|
|
|
int mmu_idx)
|
2008-03-29 16:46:56 +01:00
|
|
|
{
|
2009-10-01 23:12:16 +02:00
|
|
|
target_phys_addr_t phys_addr;
|
2008-03-29 16:46:56 +01:00
|
|
|
|
2011-07-21 17:16:29 +02:00
|
|
|
if (cpu_sparc_get_phys_page(env, &phys_addr, addr, 2, mmu_idx) != 0) {
|
|
|
|
if (cpu_sparc_get_phys_page(env, &phys_addr, addr, 0, mmu_idx) != 0) {
|
2008-03-29 16:46:56 +01:00
|
|
|
return -1;
|
2011-07-21 17:16:29 +02:00
|
|
|
}
|
|
|
|
}
|
2008-03-29 16:46:56 +01:00
|
|
|
if (cpu_get_physical_page_desc(phys_addr) == IO_MEM_UNASSIGNED)
|
|
|
|
return -1;
|
|
|
|
return phys_addr;
|
|
|
|
}
|
2010-05-03 09:29:44 +02:00
|
|
|
|
|
|
|
target_phys_addr_t cpu_get_phys_page_debug(CPUState *env, target_ulong addr)
|
|
|
|
{
|
2010-05-22 12:52:35 +02:00
|
|
|
return cpu_get_phys_page_nofault(env, addr, cpu_mmu_index(env));
|
2010-05-03 09:29:44 +02:00
|
|
|
}
|
2008-03-29 16:46:56 +01:00
|
|
|
#endif
|
|
|
|
|
2011-05-15 18:11:04 +02:00
|
|
|
#ifdef TARGET_SPARC64
|
|
|
|
#ifdef DEBUG_PCALL
|
|
|
|
static const char * const excp_names[0x80] = {
|
|
|
|
[TT_TFAULT] = "Instruction Access Fault",
|
|
|
|
[TT_TMISS] = "Instruction Access MMU Miss",
|
|
|
|
[TT_CODE_ACCESS] = "Instruction Access Error",
|
|
|
|
[TT_ILL_INSN] = "Illegal Instruction",
|
|
|
|
[TT_PRIV_INSN] = "Privileged Instruction",
|
|
|
|
[TT_NFPU_INSN] = "FPU Disabled",
|
|
|
|
[TT_FP_EXCP] = "FPU Exception",
|
|
|
|
[TT_TOVF] = "Tag Overflow",
|
|
|
|
[TT_CLRWIN] = "Clean Windows",
|
|
|
|
[TT_DIV_ZERO] = "Division By Zero",
|
|
|
|
[TT_DFAULT] = "Data Access Fault",
|
|
|
|
[TT_DMISS] = "Data Access MMU Miss",
|
|
|
|
[TT_DATA_ACCESS] = "Data Access Error",
|
|
|
|
[TT_DPROT] = "Data Protection Error",
|
|
|
|
[TT_UNALIGNED] = "Unaligned Memory Access",
|
|
|
|
[TT_PRIV_ACT] = "Privileged Action",
|
|
|
|
[TT_EXTINT | 0x1] = "External Interrupt 1",
|
|
|
|
[TT_EXTINT | 0x2] = "External Interrupt 2",
|
|
|
|
[TT_EXTINT | 0x3] = "External Interrupt 3",
|
|
|
|
[TT_EXTINT | 0x4] = "External Interrupt 4",
|
|
|
|
[TT_EXTINT | 0x5] = "External Interrupt 5",
|
|
|
|
[TT_EXTINT | 0x6] = "External Interrupt 6",
|
|
|
|
[TT_EXTINT | 0x7] = "External Interrupt 7",
|
|
|
|
[TT_EXTINT | 0x8] = "External Interrupt 8",
|
|
|
|
[TT_EXTINT | 0x9] = "External Interrupt 9",
|
|
|
|
[TT_EXTINT | 0xa] = "External Interrupt 10",
|
|
|
|
[TT_EXTINT | 0xb] = "External Interrupt 11",
|
|
|
|
[TT_EXTINT | 0xc] = "External Interrupt 12",
|
|
|
|
[TT_EXTINT | 0xd] = "External Interrupt 13",
|
|
|
|
[TT_EXTINT | 0xe] = "External Interrupt 14",
|
|
|
|
[TT_EXTINT | 0xf] = "External Interrupt 15",
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
|
|
void do_interrupt(CPUState *env)
|
|
|
|
{
|
|
|
|
int intno = env->exception_index;
|
|
|
|
trap_state *tsptr;
|
|
|
|
|
|
|
|
#ifdef DEBUG_PCALL
|
|
|
|
if (qemu_loglevel_mask(CPU_LOG_INT)) {
|
|
|
|
static int count;
|
|
|
|
const char *name;
|
|
|
|
|
|
|
|
if (intno < 0 || intno >= 0x180) {
|
|
|
|
name = "Unknown";
|
|
|
|
} else if (intno >= 0x100) {
|
|
|
|
name = "Trap Instruction";
|
|
|
|
} else if (intno >= 0xc0) {
|
|
|
|
name = "Window Fill";
|
|
|
|
} else if (intno >= 0x80) {
|
|
|
|
name = "Window Spill";
|
|
|
|
} else {
|
|
|
|
name = excp_names[intno];
|
|
|
|
if (!name) {
|
|
|
|
name = "Unknown";
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
qemu_log("%6d: %s (v=%04x) pc=%016" PRIx64 " npc=%016" PRIx64
|
|
|
|
" SP=%016" PRIx64 "\n",
|
|
|
|
count, name, intno,
|
|
|
|
env->pc,
|
|
|
|
env->npc, env->regwptr[6]);
|
|
|
|
log_cpu_state(env, 0);
|
|
|
|
#if 0
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
uint8_t *ptr;
|
|
|
|
|
|
|
|
qemu_log(" code=");
|
|
|
|
ptr = (uint8_t *)env->pc;
|
|
|
|
for (i = 0; i < 16; i++) {
|
|
|
|
qemu_log(" %02x", ldub(ptr + i));
|
|
|
|
}
|
|
|
|
qemu_log("\n");
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
count++;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
if (env->tl >= env->maxtl) {
|
|
|
|
cpu_abort(env, "Trap 0x%04x while trap level (%d) >= MAXTL (%d),"
|
|
|
|
" Error state", env->exception_index, env->tl, env->maxtl);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
if (env->tl < env->maxtl - 1) {
|
|
|
|
env->tl++;
|
|
|
|
} else {
|
|
|
|
env->pstate |= PS_RED;
|
|
|
|
if (env->tl < env->maxtl) {
|
|
|
|
env->tl++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
tsptr = cpu_tsptr(env);
|
|
|
|
|
|
|
|
tsptr->tstate = (cpu_get_ccr(env) << 32) |
|
|
|
|
((env->asi & 0xff) << 24) | ((env->pstate & 0xf3f) << 8) |
|
|
|
|
cpu_get_cwp64(env);
|
|
|
|
tsptr->tpc = env->pc;
|
|
|
|
tsptr->tnpc = env->npc;
|
|
|
|
tsptr->tt = intno;
|
|
|
|
|
|
|
|
switch (intno) {
|
|
|
|
case TT_IVEC:
|
|
|
|
cpu_change_pstate(env, PS_PEF | PS_PRIV | PS_IG);
|
|
|
|
break;
|
|
|
|
case TT_TFAULT:
|
|
|
|
case TT_DFAULT:
|
|
|
|
case TT_TMISS ... TT_TMISS + 3:
|
|
|
|
case TT_DMISS ... TT_DMISS + 3:
|
|
|
|
case TT_DPROT ... TT_DPROT + 3:
|
|
|
|
cpu_change_pstate(env, PS_PEF | PS_PRIV | PS_MG);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
cpu_change_pstate(env, PS_PEF | PS_PRIV | PS_AG);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (intno == TT_CLRWIN) {
|
|
|
|
cpu_set_cwp(env, cpu_cwp_dec(env, env->cwp - 1));
|
|
|
|
} else if ((intno & 0x1c0) == TT_SPILL) {
|
|
|
|
cpu_set_cwp(env, cpu_cwp_dec(env, env->cwp - env->cansave - 2));
|
|
|
|
} else if ((intno & 0x1c0) == TT_FILL) {
|
|
|
|
cpu_set_cwp(env, cpu_cwp_inc(env, env->cwp + 1));
|
|
|
|
}
|
|
|
|
env->tbr &= ~0x7fffULL;
|
|
|
|
env->tbr |= ((env->tl > 1) ? 1 << 14 : 0) | (intno << 5);
|
|
|
|
env->pc = env->tbr;
|
|
|
|
env->npc = env->pc + 4;
|
|
|
|
env->exception_index = -1;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#ifdef DEBUG_PCALL
|
|
|
|
static const char * const excp_names[0x80] = {
|
|
|
|
[TT_TFAULT] = "Instruction Access Fault",
|
|
|
|
[TT_ILL_INSN] = "Illegal Instruction",
|
|
|
|
[TT_PRIV_INSN] = "Privileged Instruction",
|
|
|
|
[TT_NFPU_INSN] = "FPU Disabled",
|
|
|
|
[TT_WIN_OVF] = "Window Overflow",
|
|
|
|
[TT_WIN_UNF] = "Window Underflow",
|
|
|
|
[TT_UNALIGNED] = "Unaligned Memory Access",
|
|
|
|
[TT_FP_EXCP] = "FPU Exception",
|
|
|
|
[TT_DFAULT] = "Data Access Fault",
|
|
|
|
[TT_TOVF] = "Tag Overflow",
|
|
|
|
[TT_EXTINT | 0x1] = "External Interrupt 1",
|
|
|
|
[TT_EXTINT | 0x2] = "External Interrupt 2",
|
|
|
|
[TT_EXTINT | 0x3] = "External Interrupt 3",
|
|
|
|
[TT_EXTINT | 0x4] = "External Interrupt 4",
|
|
|
|
[TT_EXTINT | 0x5] = "External Interrupt 5",
|
|
|
|
[TT_EXTINT | 0x6] = "External Interrupt 6",
|
|
|
|
[TT_EXTINT | 0x7] = "External Interrupt 7",
|
|
|
|
[TT_EXTINT | 0x8] = "External Interrupt 8",
|
|
|
|
[TT_EXTINT | 0x9] = "External Interrupt 9",
|
|
|
|
[TT_EXTINT | 0xa] = "External Interrupt 10",
|
|
|
|
[TT_EXTINT | 0xb] = "External Interrupt 11",
|
|
|
|
[TT_EXTINT | 0xc] = "External Interrupt 12",
|
|
|
|
[TT_EXTINT | 0xd] = "External Interrupt 13",
|
|
|
|
[TT_EXTINT | 0xe] = "External Interrupt 14",
|
|
|
|
[TT_EXTINT | 0xf] = "External Interrupt 15",
|
|
|
|
[TT_TOVF] = "Tag Overflow",
|
|
|
|
[TT_CODE_ACCESS] = "Instruction Access Error",
|
|
|
|
[TT_DATA_ACCESS] = "Data Access Error",
|
|
|
|
[TT_DIV_ZERO] = "Division By Zero",
|
|
|
|
[TT_NCP_INSN] = "Coprocessor Disabled",
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
|
|
void do_interrupt(CPUState *env)
|
|
|
|
{
|
|
|
|
int cwp, intno = env->exception_index;
|
|
|
|
|
|
|
|
#ifdef DEBUG_PCALL
|
|
|
|
if (qemu_loglevel_mask(CPU_LOG_INT)) {
|
|
|
|
static int count;
|
|
|
|
const char *name;
|
|
|
|
|
|
|
|
if (intno < 0 || intno >= 0x100) {
|
|
|
|
name = "Unknown";
|
|
|
|
} else if (intno >= 0x80) {
|
|
|
|
name = "Trap Instruction";
|
|
|
|
} else {
|
|
|
|
name = excp_names[intno];
|
|
|
|
if (!name) {
|
|
|
|
name = "Unknown";
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
qemu_log("%6d: %s (v=%02x) pc=%08x npc=%08x SP=%08x\n",
|
|
|
|
count, name, intno,
|
|
|
|
env->pc,
|
|
|
|
env->npc, env->regwptr[6]);
|
|
|
|
log_cpu_state(env, 0);
|
|
|
|
#if 0
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
uint8_t *ptr;
|
|
|
|
|
|
|
|
qemu_log(" code=");
|
|
|
|
ptr = (uint8_t *)env->pc;
|
|
|
|
for (i = 0; i < 16; i++) {
|
|
|
|
qemu_log(" %02x", ldub(ptr + i));
|
|
|
|
}
|
|
|
|
qemu_log("\n");
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
count++;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
if (env->psret == 0) {
|
|
|
|
cpu_abort(env, "Trap 0x%02x while interrupts disabled, Error state",
|
|
|
|
env->exception_index);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
env->psret = 0;
|
|
|
|
cwp = cpu_cwp_dec(env, env->cwp - 1);
|
|
|
|
cpu_set_cwp(env, cwp);
|
|
|
|
env->regwptr[9] = env->pc;
|
|
|
|
env->regwptr[10] = env->npc;
|
|
|
|
env->psrps = env->psrs;
|
|
|
|
env->psrs = 1;
|
|
|
|
env->tbr = (env->tbr & TBR_BASE_MASK) | (intno << 4);
|
|
|
|
env->pc = env->tbr;
|
|
|
|
env->npc = env->pc + 4;
|
|
|
|
env->exception_index = -1;
|
|
|
|
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
/* IRQ acknowledgment */
|
|
|
|
if ((intno & ~15) == TT_EXTINT && env->qemu_irq_ack != NULL) {
|
|
|
|
env->qemu_irq_ack(env->irq_manager, intno);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2008-03-29 16:46:56 +01:00
|
|
|
void cpu_reset(CPUSPARCState *env)
|
|
|
|
{
|
2009-01-26 20:54:31 +01:00
|
|
|
if (qemu_loglevel_mask(CPU_LOG_RESET)) {
|
|
|
|
qemu_log("CPU Reset (CPU %d)\n", env->cpu_index);
|
|
|
|
log_cpu_state(env, 0);
|
|
|
|
}
|
|
|
|
|
2008-03-29 16:46:56 +01:00
|
|
|
tlb_flush(env, 1);
|
|
|
|
env->cwp = 0;
|
2009-07-12 10:35:31 +02:00
|
|
|
#ifndef TARGET_SPARC64
|
2008-03-29 16:46:56 +01:00
|
|
|
env->wim = 1;
|
2009-07-12 10:35:31 +02:00
|
|
|
#endif
|
2008-03-29 16:46:56 +01:00
|
|
|
env->regwptr = env->regbase + (env->cwp * 16);
|
2009-08-18 20:04:38 +02:00
|
|
|
CC_OP = CC_OP_FLAGS;
|
2008-03-29 16:46:56 +01:00
|
|
|
#if defined(CONFIG_USER_ONLY)
|
|
|
|
#ifdef TARGET_SPARC64
|
2008-06-07 10:07:37 +02:00
|
|
|
env->cleanwin = env->nwindows - 2;
|
|
|
|
env->cansave = env->nwindows - 2;
|
2008-03-29 16:46:56 +01:00
|
|
|
env->pstate = PS_RMO | PS_PEF | PS_IE;
|
|
|
|
env->asi = 0x82; // Primary no-fault
|
|
|
|
#endif
|
|
|
|
#else
|
2009-07-12 10:35:31 +02:00
|
|
|
#if !defined(TARGET_SPARC64)
|
2008-03-29 16:46:56 +01:00
|
|
|
env->psret = 0;
|
|
|
|
env->psrs = 1;
|
|
|
|
env->psrps = 1;
|
2010-05-22 12:52:24 +02:00
|
|
|
#endif
|
2008-03-29 16:46:56 +01:00
|
|
|
#ifdef TARGET_SPARC64
|
2009-08-03 21:15:02 +02:00
|
|
|
env->pstate = PS_PRIV|PS_RED|PS_PEF|PS_AG;
|
2010-05-22 12:52:24 +02:00
|
|
|
env->hpstate = cpu_has_hypervisor(env) ? HS_PRIV : 0;
|
2009-08-03 21:15:02 +02:00
|
|
|
env->tl = env->maxtl;
|
|
|
|
cpu_tsptr(env)->tt = TT_POWER_ON_RESET;
|
2009-02-21 12:13:51 +01:00
|
|
|
env->lsu = 0;
|
2008-03-29 16:46:56 +01:00
|
|
|
#else
|
|
|
|
env->mmuregs[0] &= ~(MMU_E | MMU_NF);
|
2008-08-21 19:33:42 +02:00
|
|
|
env->mmuregs[0] |= env->def->mmu_bm;
|
2008-03-29 16:46:56 +01:00
|
|
|
#endif
|
2008-09-26 21:48:58 +02:00
|
|
|
env->pc = 0;
|
2008-03-29 16:46:56 +01:00
|
|
|
env->npc = env->pc + 4;
|
|
|
|
#endif
|
2011-01-24 12:56:55 +01:00
|
|
|
env->cache_control = 0;
|
2008-03-29 16:46:56 +01:00
|
|
|
}
|
|
|
|
|
2008-05-09 22:13:43 +02:00
|
|
|
static int cpu_sparc_register(CPUSPARCState *env, const char *cpu_model)
|
2008-03-29 16:46:56 +01:00
|
|
|
{
|
2008-05-09 22:13:43 +02:00
|
|
|
sparc_def_t def1, *def = &def1;
|
2008-03-29 16:46:56 +01:00
|
|
|
|
2008-05-09 22:13:43 +02:00
|
|
|
if (cpu_sparc_find_by_name(def, cpu_model) < 0)
|
|
|
|
return -1;
|
2008-03-29 16:46:56 +01:00
|
|
|
|
2008-08-21 19:33:42 +02:00
|
|
|
env->def = qemu_mallocz(sizeof(*def));
|
|
|
|
memcpy(env->def, def, sizeof(*def));
|
|
|
|
#if defined(CONFIG_USER_ONLY)
|
|
|
|
if ((env->def->features & CPU_FEATURE_FLOAT))
|
|
|
|
env->def->features |= CPU_FEATURE_FLOAT128;
|
|
|
|
#endif
|
2008-03-29 16:46:56 +01:00
|
|
|
env->cpu_model_str = cpu_model;
|
|
|
|
env->version = def->iu_version;
|
|
|
|
env->fsr = def->fpu_version;
|
2008-06-07 10:07:37 +02:00
|
|
|
env->nwindows = def->nwindows;
|
2008-03-29 16:46:56 +01:00
|
|
|
#if !defined(TARGET_SPARC64)
|
|
|
|
env->mmuregs[0] |= def->mmu_version;
|
|
|
|
cpu_sparc_set_id(env, 0);
|
2008-12-23 16:06:35 +01:00
|
|
|
env->mxccregs[7] |= def->mxcc_version;
|
2008-06-07 10:07:37 +02:00
|
|
|
#else
|
2008-07-20 20:22:16 +02:00
|
|
|
env->mmu_version = def->mmu_version;
|
2008-07-25 09:42:14 +02:00
|
|
|
env->maxtl = def->maxtl;
|
|
|
|
env->version |= def->maxtl << 8;
|
2008-06-07 10:07:37 +02:00
|
|
|
env->version |= def->nwindows - 1;
|
2008-03-29 16:46:56 +01:00
|
|
|
#endif
|
2008-05-09 22:13:43 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void cpu_sparc_close(CPUSPARCState *env)
|
|
|
|
{
|
2008-08-21 19:33:42 +02:00
|
|
|
free(env->def);
|
2008-05-09 22:13:43 +02:00
|
|
|
free(env);
|
|
|
|
}
|
|
|
|
|
|
|
|
CPUSPARCState *cpu_sparc_init(const char *cpu_model)
|
|
|
|
{
|
|
|
|
CPUSPARCState *env;
|
|
|
|
|
|
|
|
env = qemu_mallocz(sizeof(CPUSPARCState));
|
|
|
|
cpu_exec_init(env);
|
2008-03-29 16:46:56 +01:00
|
|
|
|
|
|
|
gen_intermediate_code_init(env);
|
|
|
|
|
2008-05-09 22:13:43 +02:00
|
|
|
if (cpu_sparc_register(env, cpu_model) < 0) {
|
|
|
|
cpu_sparc_close(env);
|
|
|
|
return NULL;
|
|
|
|
}
|
2009-04-24 20:03:41 +02:00
|
|
|
qemu_init_vcpu(env);
|
2008-03-29 16:46:56 +01:00
|
|
|
|
|
|
|
return env;
|
|
|
|
}
|
|
|
|
|
|
|
|
void cpu_sparc_set_id(CPUSPARCState *env, unsigned int cpu)
|
|
|
|
{
|
|
|
|
#if !defined(TARGET_SPARC64)
|
|
|
|
env->mxccregs[7] = ((cpu + 8) & 0xf) << 24;
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
static const sparc_def_t sparc_defs[] = {
|
|
|
|
#ifdef TARGET_SPARC64
|
|
|
|
{
|
|
|
|
.name = "Fujitsu Sparc64",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x04ULL << 48) | (0x02ULL << 32) | (0ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 4,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 4,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Fujitsu Sparc64 III",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x04ULL << 48) | (0x03ULL << 32) | (0ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 5,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 4,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Fujitsu Sparc64 IV",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x04ULL << 48) | (0x04ULL << 32) | (0ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Fujitsu Sparc64 V",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x04ULL << 48) | (0x05ULL << 32) | (0x51ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "TI UltraSparc I",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x17ULL << 48) | (0x10ULL << 32) | (0x40ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "TI UltraSparc II",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x17ULL << 48) | (0x11ULL << 32) | (0x20ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "TI UltraSparc IIi",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x17ULL << 48) | (0x12ULL << 32) | (0x91ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "TI UltraSparc IIe",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x17ULL << 48) | (0x13ULL << 32) | (0x14ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Sun UltraSparc III",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x3eULL << 48) | (0x14ULL << 32) | (0x34ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Sun UltraSparc III Cu",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x3eULL << 48) | (0x15ULL << 32) | (0x41ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_3,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Sun UltraSparc IIIi",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x3eULL << 48) | (0x16ULL << 32) | (0x34ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Sun UltraSparc IV",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x3eULL << 48) | (0x18ULL << 32) | (0x31ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_4,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Sun UltraSparc IV+",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x3eULL << 48) | (0x19ULL << 32) | (0x22ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-07-20 20:22:16 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_CMT,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Sun UltraSparc IIIi+",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x3eULL << 48) | (0x22ULL << 32) | (0ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_3,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
2008-07-22 09:07:34 +02:00
|
|
|
{
|
|
|
|
.name = "Sun UltraSparc T1",
|
|
|
|
// defined in sparc_ifu_fdp.v and ctu.h
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x3eULL << 48) | (0x23ULL << 32) | (0x02ULL << 24)),
|
2008-07-22 09:07:34 +02:00
|
|
|
.fpu_version = 0x00000000,
|
|
|
|
.mmu_version = mmu_sun4v,
|
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 6,
|
2008-07-22 09:07:34 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_HYPV | CPU_FEATURE_CMT
|
|
|
|
| CPU_FEATURE_GL,
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Sun UltraSparc T2",
|
|
|
|
// defined in tlu_asi_ctl.v and n2_revid_cust.v
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x3eULL << 48) | (0x24ULL << 32) | (0x02ULL << 24)),
|
2008-07-22 09:07:34 +02:00
|
|
|
.fpu_version = 0x00000000,
|
|
|
|
.mmu_version = mmu_sun4v,
|
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 6,
|
2008-07-22 09:07:34 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_HYPV | CPU_FEATURE_CMT
|
|
|
|
| CPU_FEATURE_GL,
|
|
|
|
},
|
2008-03-29 16:46:56 +01:00
|
|
|
{
|
|
|
|
.name = "NEC UltraSparc I",
|
2008-07-25 09:42:14 +02:00
|
|
|
.iu_version = ((0x22ULL << 48) | (0x10ULL << 32) | (0x40ULL << 24)),
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0x00000000,
|
2008-07-20 20:22:16 +02:00
|
|
|
.mmu_version = mmu_us_12,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-07-25 09:42:14 +02:00
|
|
|
.maxtl = 5,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
#else
|
|
|
|
{
|
|
|
|
.name = "Fujitsu MB86900",
|
|
|
|
.iu_version = 0x00 << 24, /* Impl 0, ver 0 */
|
|
|
|
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */
|
|
|
|
.mmu_version = 0x00 << 24, /* Impl 0, ver 0 */
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 7,
|
2008-05-29 20:20:36 +02:00
|
|
|
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_FSMULD,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Fujitsu MB86904",
|
|
|
|
.iu_version = 0x04 << 24, /* Impl 0, ver 4 */
|
|
|
|
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */
|
|
|
|
.mmu_version = 0x04 << 24, /* Impl 0, ver 4 */
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x00ffffc0,
|
|
|
|
.mmu_cxr_mask = 0x000000ff,
|
|
|
|
.mmu_sfsr_mask = 0x00016fff,
|
|
|
|
.mmu_trcr_mask = 0x00ffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Fujitsu MB86907",
|
|
|
|
.iu_version = 0x05 << 24, /* Impl 0, ver 5 */
|
|
|
|
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */
|
|
|
|
.mmu_version = 0x05 << 24, /* Impl 0, ver 5 */
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
|
|
.mmu_cxr_mask = 0x000000ff,
|
|
|
|
.mmu_sfsr_mask = 0x00016fff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "LSI L64811",
|
|
|
|
.iu_version = 0x10 << 24, /* Impl 1, ver 0 */
|
|
|
|
.fpu_version = 1 << 17, /* FPU version 1 (LSI L64814) */
|
|
|
|
.mmu_version = 0x10 << 24,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-29 20:20:36 +02:00
|
|
|
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | CPU_FEATURE_FSQRT |
|
|
|
|
CPU_FEATURE_FSMULD,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Cypress CY7C601",
|
|
|
|
.iu_version = 0x11 << 24, /* Impl 1, ver 1 */
|
|
|
|
.fpu_version = 3 << 17, /* FPU version 3 (Cypress CY7C602) */
|
|
|
|
.mmu_version = 0x10 << 24,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-29 20:20:36 +02:00
|
|
|
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | CPU_FEATURE_FSQRT |
|
|
|
|
CPU_FEATURE_FSMULD,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Cypress CY7C611",
|
|
|
|
.iu_version = 0x13 << 24, /* Impl 1, ver 3 */
|
|
|
|
.fpu_version = 3 << 17, /* FPU version 3 (Cypress CY7C602) */
|
|
|
|
.mmu_version = 0x10 << 24,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-29 20:20:36 +02:00
|
|
|
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | CPU_FEATURE_FSQRT |
|
|
|
|
CPU_FEATURE_FSMULD,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "TI MicroSparc I",
|
|
|
|
.iu_version = 0x41000000,
|
|
|
|
.fpu_version = 4 << 17,
|
|
|
|
.mmu_version = 0x41000000,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0x00016fff,
|
|
|
|
.mmu_trcr_mask = 0x0000003f,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 7,
|
2008-05-29 20:20:36 +02:00
|
|
|
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | CPU_FEATURE_MUL |
|
|
|
|
CPU_FEATURE_DIV | CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT |
|
|
|
|
CPU_FEATURE_FMUL,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "TI MicroSparc II",
|
|
|
|
.iu_version = 0x42000000,
|
|
|
|
.fpu_version = 4 << 17,
|
|
|
|
.mmu_version = 0x02000000,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x00ffffc0,
|
|
|
|
.mmu_cxr_mask = 0x000000ff,
|
|
|
|
.mmu_sfsr_mask = 0x00016fff,
|
|
|
|
.mmu_trcr_mask = 0x00ffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "TI MicroSparc IIep",
|
|
|
|
.iu_version = 0x42000000,
|
|
|
|
.fpu_version = 4 << 17,
|
|
|
|
.mmu_version = 0x04000000,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x00ffffc0,
|
|
|
|
.mmu_cxr_mask = 0x000000ff,
|
|
|
|
.mmu_sfsr_mask = 0x00016bff,
|
|
|
|
.mmu_trcr_mask = 0x00ffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
2008-05-31 13:33:20 +02:00
|
|
|
{
|
|
|
|
.name = "TI SuperSparc 40", // STP1020NPGA
|
2008-12-23 16:06:35 +01:00
|
|
|
.iu_version = 0x41000000, // SuperSPARC 2.x
|
2008-05-31 13:33:20 +02:00
|
|
|
.fpu_version = 0 << 17,
|
2008-12-23 16:06:35 +01:00
|
|
|
.mmu_version = 0x00000800, // SuperSPARC 2.x, no MXCC
|
2008-05-31 13:33:20 +02:00
|
|
|
.mmu_bm = 0x00002000,
|
|
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-31 13:33:20 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "TI SuperSparc 50", // STP1020PGA
|
2008-12-23 16:06:35 +01:00
|
|
|
.iu_version = 0x40000000, // SuperSPARC 3.x
|
2008-05-31 13:33:20 +02:00
|
|
|
.fpu_version = 0 << 17,
|
2008-12-23 16:06:35 +01:00
|
|
|
.mmu_version = 0x01000800, // SuperSPARC 3.x, no MXCC
|
2008-05-31 13:33:20 +02:00
|
|
|
.mmu_bm = 0x00002000,
|
|
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-31 13:33:20 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
|
|
},
|
2008-03-29 16:46:56 +01:00
|
|
|
{
|
|
|
|
.name = "TI SuperSparc 51",
|
2008-12-23 16:06:35 +01:00
|
|
|
.iu_version = 0x40000000, // SuperSPARC 3.x
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0 << 17,
|
2008-12-23 16:06:35 +01:00
|
|
|
.mmu_version = 0x01000000, // SuperSPARC 3.x, MXCC
|
2008-03-29 16:46:56 +01:00
|
|
|
.mmu_bm = 0x00002000,
|
|
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-12-23 16:06:35 +01:00
|
|
|
.mxcc_version = 0x00000104,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
2008-05-31 13:33:20 +02:00
|
|
|
{
|
|
|
|
.name = "TI SuperSparc 60", // STP1020APGA
|
2008-12-23 16:06:35 +01:00
|
|
|
.iu_version = 0x40000000, // SuperSPARC 3.x
|
2008-05-31 13:33:20 +02:00
|
|
|
.fpu_version = 0 << 17,
|
2008-12-23 16:06:35 +01:00
|
|
|
.mmu_version = 0x01000800, // SuperSPARC 3.x, no MXCC
|
2008-05-31 13:33:20 +02:00
|
|
|
.mmu_bm = 0x00002000,
|
|
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-31 13:33:20 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
|
|
},
|
2008-03-29 16:46:56 +01:00
|
|
|
{
|
|
|
|
.name = "TI SuperSparc 61",
|
2008-12-23 16:06:35 +01:00
|
|
|
.iu_version = 0x44000000, // SuperSPARC 3.x
|
2008-03-29 16:46:56 +01:00
|
|
|
.fpu_version = 0 << 17,
|
2008-12-23 16:06:35 +01:00
|
|
|
.mmu_version = 0x01000000, // SuperSPARC 3.x, MXCC
|
|
|
|
.mmu_bm = 0x00002000,
|
|
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
|
|
|
.mxcc_version = 0x00000104,
|
|
|
|
.nwindows = 8,
|
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "TI SuperSparc II",
|
|
|
|
.iu_version = 0x40000000, // SuperSPARC II 1.x
|
|
|
|
.fpu_version = 0 << 17,
|
|
|
|
.mmu_version = 0x08000000, // SuperSPARC II 1.x, MXCC
|
2008-03-29 16:46:56 +01:00
|
|
|
.mmu_bm = 0x00002000,
|
|
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-12-23 16:06:35 +01:00
|
|
|
.mxcc_version = 0x00000104,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Ross RT625",
|
|
|
|
.iu_version = 0x1e000000,
|
|
|
|
.fpu_version = 1 << 17,
|
|
|
|
.mmu_version = 0x1e000000,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Ross RT620",
|
|
|
|
.iu_version = 0x1f000000,
|
|
|
|
.fpu_version = 1 << 17,
|
|
|
|
.mmu_version = 0x1f000000,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "BIT B5010",
|
|
|
|
.iu_version = 0x20000000,
|
|
|
|
.fpu_version = 0 << 17, /* B5010/B5110/B5120/B5210 */
|
|
|
|
.mmu_version = 0x20000000,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-29 20:20:36 +02:00
|
|
|
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | CPU_FEATURE_FSQRT |
|
|
|
|
CPU_FEATURE_FSMULD,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Matsushita MN10501",
|
|
|
|
.iu_version = 0x50000000,
|
|
|
|
.fpu_version = 0 << 17,
|
|
|
|
.mmu_version = 0x50000000,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-29 20:20:36 +02:00
|
|
|
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_MUL | CPU_FEATURE_FSQRT |
|
|
|
|
CPU_FEATURE_FSMULD,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "Weitek W8601",
|
|
|
|
.iu_version = 0x90 << 24, /* Impl 9, ver 0 */
|
|
|
|
.fpu_version = 3 << 17, /* FPU version 3 (Weitek WTL3170/2) */
|
|
|
|
.mmu_version = 0x10 << 24,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2008-05-09 22:13:43 +02:00
|
|
|
.features = CPU_DEFAULT_FEATURES,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "LEON2",
|
|
|
|
.iu_version = 0xf2000000,
|
|
|
|
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */
|
|
|
|
.mmu_version = 0xf2000000,
|
|
|
|
.mmu_bm = 0x00004000,
|
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2011-01-24 12:56:55 +01:00
|
|
|
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_TA0_SHUTDOWN,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "LEON3",
|
|
|
|
.iu_version = 0xf3000000,
|
|
|
|
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */
|
|
|
|
.mmu_version = 0xf3000000,
|
2011-01-24 12:56:55 +01:00
|
|
|
.mmu_bm = 0x00000000,
|
2008-03-29 16:46:56 +01:00
|
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
|
|
.mmu_trcr_mask = 0xffffffff,
|
2008-06-07 10:07:37 +02:00
|
|
|
.nwindows = 8,
|
2011-01-24 12:56:56 +01:00
|
|
|
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_TA0_SHUTDOWN |
|
2011-01-31 11:36:54 +01:00
|
|
|
CPU_FEATURE_ASR17 | CPU_FEATURE_CACHE_CTRL,
|
2008-03-29 16:46:56 +01:00
|
|
|
},
|
|
|
|
#endif
|
|
|
|
};
|
|
|
|
|
2008-05-09 22:13:43 +02:00
|
|
|
static const char * const feature_name[] = {
|
|
|
|
"float",
|
|
|
|
"float128",
|
|
|
|
"swap",
|
|
|
|
"mul",
|
|
|
|
"div",
|
|
|
|
"flush",
|
|
|
|
"fsqrt",
|
|
|
|
"fmul",
|
|
|
|
"vis1",
|
|
|
|
"vis2",
|
2008-05-29 20:20:36 +02:00
|
|
|
"fsmuld",
|
2008-07-20 20:22:16 +02:00
|
|
|
"hypv",
|
|
|
|
"cmt",
|
|
|
|
"gl",
|
2008-05-09 22:13:43 +02:00
|
|
|
};
|
|
|
|
|
2010-10-22 23:03:33 +02:00
|
|
|
static void print_features(FILE *f, fprintf_function cpu_fprintf,
|
2008-05-09 22:13:43 +02:00
|
|
|
uint32_t features, const char *prefix)
|
2008-03-29 16:46:56 +01:00
|
|
|
{
|
|
|
|
unsigned int i;
|
|
|
|
|
2008-05-09 22:13:43 +02:00
|
|
|
for (i = 0; i < ARRAY_SIZE(feature_name); i++)
|
|
|
|
if (feature_name[i] && (features & (1 << i))) {
|
|
|
|
if (prefix)
|
|
|
|
(*cpu_fprintf)(f, "%s", prefix);
|
|
|
|
(*cpu_fprintf)(f, "%s ", feature_name[i]);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void add_flagname_to_bitmaps(const char *flagname, uint32_t *features)
|
|
|
|
{
|
|
|
|
unsigned int i;
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(feature_name); i++)
|
|
|
|
if (feature_name[i] && !strcmp(flagname, feature_name[i])) {
|
|
|
|
*features |= 1 << i;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
fprintf(stderr, "CPU feature %s not found\n", flagname);
|
|
|
|
}
|
|
|
|
|
2008-05-10 12:12:00 +02:00
|
|
|
static int cpu_sparc_find_by_name(sparc_def_t *cpu_def, const char *cpu_model)
|
2008-05-09 22:13:43 +02:00
|
|
|
{
|
|
|
|
unsigned int i;
|
|
|
|
const sparc_def_t *def = NULL;
|
|
|
|
char *s = strdup(cpu_model);
|
|
|
|
char *featurestr, *name = strtok(s, ",");
|
|
|
|
uint32_t plus_features = 0;
|
|
|
|
uint32_t minus_features = 0;
|
2010-05-22 10:02:12 +02:00
|
|
|
uint64_t iu_version;
|
2008-06-07 10:07:37 +02:00
|
|
|
uint32_t fpu_version, mmu_version, nwindows;
|
2008-05-09 22:13:43 +02:00
|
|
|
|
2008-12-22 21:33:55 +01:00
|
|
|
for (i = 0; i < ARRAY_SIZE(sparc_defs); i++) {
|
2008-03-29 16:46:56 +01:00
|
|
|
if (strcasecmp(name, sparc_defs[i].name) == 0) {
|
2008-05-09 22:13:43 +02:00
|
|
|
def = &sparc_defs[i];
|
2008-03-29 16:46:56 +01:00
|
|
|
}
|
|
|
|
}
|
2008-05-09 22:13:43 +02:00
|
|
|
if (!def)
|
|
|
|
goto error;
|
|
|
|
memcpy(cpu_def, def, sizeof(*def));
|
|
|
|
|
|
|
|
featurestr = strtok(NULL, ",");
|
|
|
|
while (featurestr) {
|
|
|
|
char *val;
|
|
|
|
|
|
|
|
if (featurestr[0] == '+') {
|
|
|
|
add_flagname_to_bitmaps(featurestr + 1, &plus_features);
|
|
|
|
} else if (featurestr[0] == '-') {
|
|
|
|
add_flagname_to_bitmaps(featurestr + 1, &minus_features);
|
|
|
|
} else if ((val = strchr(featurestr, '='))) {
|
|
|
|
*val = 0; val++;
|
|
|
|
if (!strcmp(featurestr, "iu_version")) {
|
|
|
|
char *err;
|
|
|
|
|
|
|
|
iu_version = strtoll(val, &err, 0);
|
|
|
|
if (!*val || *err) {
|
|
|
|
fprintf(stderr, "bad numerical value %s\n", val);
|
|
|
|
goto error;
|
|
|
|
}
|
|
|
|
cpu_def->iu_version = iu_version;
|
|
|
|
#ifdef DEBUG_FEATURES
|
2010-05-22 10:02:12 +02:00
|
|
|
fprintf(stderr, "iu_version %" PRIx64 "\n", iu_version);
|
2008-05-09 22:13:43 +02:00
|
|
|
#endif
|
|
|
|
} else if (!strcmp(featurestr, "fpu_version")) {
|
|
|
|
char *err;
|
|
|
|
|
|
|
|
fpu_version = strtol(val, &err, 0);
|
|
|
|
if (!*val || *err) {
|
|
|
|
fprintf(stderr, "bad numerical value %s\n", val);
|
|
|
|
goto error;
|
|
|
|
}
|
|
|
|
cpu_def->fpu_version = fpu_version;
|
|
|
|
#ifdef DEBUG_FEATURES
|
2009-07-20 19:19:25 +02:00
|
|
|
fprintf(stderr, "fpu_version %x\n", fpu_version);
|
2008-05-09 22:13:43 +02:00
|
|
|
#endif
|
|
|
|
} else if (!strcmp(featurestr, "mmu_version")) {
|
|
|
|
char *err;
|
|
|
|
|
|
|
|
mmu_version = strtol(val, &err, 0);
|
|
|
|
if (!*val || *err) {
|
|
|
|
fprintf(stderr, "bad numerical value %s\n", val);
|
|
|
|
goto error;
|
|
|
|
}
|
|
|
|
cpu_def->mmu_version = mmu_version;
|
|
|
|
#ifdef DEBUG_FEATURES
|
2009-07-20 19:19:25 +02:00
|
|
|
fprintf(stderr, "mmu_version %x\n", mmu_version);
|
2008-06-07 10:07:37 +02:00
|
|
|
#endif
|
|
|
|
} else if (!strcmp(featurestr, "nwindows")) {
|
|
|
|
char *err;
|
|
|
|
|
|
|
|
nwindows = strtol(val, &err, 0);
|
|
|
|
if (!*val || *err || nwindows > MAX_NWINDOWS ||
|
|
|
|
nwindows < MIN_NWINDOWS) {
|
|
|
|
fprintf(stderr, "bad numerical value %s\n", val);
|
|
|
|
goto error;
|
|
|
|
}
|
|
|
|
cpu_def->nwindows = nwindows;
|
|
|
|
#ifdef DEBUG_FEATURES
|
|
|
|
fprintf(stderr, "nwindows %d\n", nwindows);
|
2008-05-09 22:13:43 +02:00
|
|
|
#endif
|
|
|
|
} else {
|
|
|
|
fprintf(stderr, "unrecognized feature %s\n", featurestr);
|
|
|
|
goto error;
|
|
|
|
}
|
|
|
|
} else {
|
2008-05-12 18:13:33 +02:00
|
|
|
fprintf(stderr, "feature string `%s' not in format "
|
|
|
|
"(+feature|-feature|feature=xyz)\n", featurestr);
|
2008-05-09 22:13:43 +02:00
|
|
|
goto error;
|
|
|
|
}
|
|
|
|
featurestr = strtok(NULL, ",");
|
|
|
|
}
|
|
|
|
cpu_def->features |= plus_features;
|
|
|
|
cpu_def->features &= ~minus_features;
|
|
|
|
#ifdef DEBUG_FEATURES
|
|
|
|
print_features(stderr, fprintf, cpu_def->features, NULL);
|
|
|
|
#endif
|
|
|
|
free(s);
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
error:
|
|
|
|
free(s);
|
|
|
|
return -1;
|
2008-03-29 16:46:56 +01:00
|
|
|
}
|
|
|
|
|
2010-10-22 23:03:33 +02:00
|
|
|
void sparc_cpu_list(FILE *f, fprintf_function cpu_fprintf)
|
2008-03-29 16:46:56 +01:00
|
|
|
{
|
|
|
|
unsigned int i;
|
|
|
|
|
2008-12-22 21:33:55 +01:00
|
|
|
for (i = 0; i < ARRAY_SIZE(sparc_defs); i++) {
|
2008-06-07 10:07:37 +02:00
|
|
|
(*cpu_fprintf)(f, "Sparc %16s IU " TARGET_FMT_lx " FPU %08x MMU %08x NWINS %d ",
|
2008-03-29 16:46:56 +01:00
|
|
|
sparc_defs[i].name,
|
|
|
|
sparc_defs[i].iu_version,
|
|
|
|
sparc_defs[i].fpu_version,
|
2008-06-07 10:07:37 +02:00
|
|
|
sparc_defs[i].mmu_version,
|
|
|
|
sparc_defs[i].nwindows);
|
2008-05-12 18:13:33 +02:00
|
|
|
print_features(f, cpu_fprintf, CPU_DEFAULT_FEATURES &
|
|
|
|
~sparc_defs[i].features, "-");
|
|
|
|
print_features(f, cpu_fprintf, ~CPU_DEFAULT_FEATURES &
|
|
|
|
sparc_defs[i].features, "+");
|
2008-05-09 22:13:43 +02:00
|
|
|
(*cpu_fprintf)(f, "\n");
|
2008-03-29 16:46:56 +01:00
|
|
|
}
|
2008-07-20 20:23:50 +02:00
|
|
|
(*cpu_fprintf)(f, "Default CPU feature flags (use '-' to remove): ");
|
|
|
|
print_features(f, cpu_fprintf, CPU_DEFAULT_FEATURES, NULL);
|
2008-05-09 22:13:43 +02:00
|
|
|
(*cpu_fprintf)(f, "\n");
|
2008-07-20 20:23:50 +02:00
|
|
|
(*cpu_fprintf)(f, "Available CPU feature flags (use '+' to add): ");
|
|
|
|
print_features(f, cpu_fprintf, ~CPU_DEFAULT_FEATURES, NULL);
|
|
|
|
(*cpu_fprintf)(f, "\n");
|
|
|
|
(*cpu_fprintf)(f, "Numerical features (use '=' to set): iu_version "
|
|
|
|
"fpu_version mmu_version nwindows\n");
|
2008-03-29 16:46:56 +01:00
|
|
|
}
|
|
|
|
|
2010-10-22 23:03:33 +02:00
|
|
|
static void cpu_print_cc(FILE *f, fprintf_function cpu_fprintf,
|
2010-01-17 17:51:57 +01:00
|
|
|
uint32_t cc)
|
|
|
|
{
|
|
|
|
cpu_fprintf(f, "%c%c%c%c", cc & PSR_NEG? 'N' : '-',
|
|
|
|
cc & PSR_ZERO? 'Z' : '-', cc & PSR_OVF? 'V' : '-',
|
|
|
|
cc & PSR_CARRY? 'C' : '-');
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef TARGET_SPARC64
|
|
|
|
#define REGS_PER_LINE 4
|
|
|
|
#else
|
|
|
|
#define REGS_PER_LINE 8
|
|
|
|
#endif
|
|
|
|
|
2010-10-22 23:03:33 +02:00
|
|
|
void cpu_dump_state(CPUState *env, FILE *f, fprintf_function cpu_fprintf,
|
2008-03-29 16:46:56 +01:00
|
|
|
int flags)
|
|
|
|
{
|
|
|
|
int i, x;
|
|
|
|
|
2008-05-12 18:13:33 +02:00
|
|
|
cpu_fprintf(f, "pc: " TARGET_FMT_lx " npc: " TARGET_FMT_lx "\n", env->pc,
|
|
|
|
env->npc);
|
2008-03-29 16:46:56 +01:00
|
|
|
cpu_fprintf(f, "General Registers:\n");
|
2010-01-17 17:51:57 +01:00
|
|
|
|
|
|
|
for (i = 0; i < 8; i++) {
|
|
|
|
if (i % REGS_PER_LINE == 0) {
|
|
|
|
cpu_fprintf(f, "%%g%d-%d:", i, i + REGS_PER_LINE - 1);
|
|
|
|
}
|
|
|
|
cpu_fprintf(f, " " TARGET_FMT_lx, env->gregs[i]);
|
|
|
|
if (i % REGS_PER_LINE == REGS_PER_LINE - 1) {
|
|
|
|
cpu_fprintf(f, "\n");
|
|
|
|
}
|
|
|
|
}
|
2008-03-29 16:46:56 +01:00
|
|
|
cpu_fprintf(f, "\nCurrent Register Window:\n");
|
|
|
|
for (x = 0; x < 3; x++) {
|
2010-01-17 17:51:57 +01:00
|
|
|
for (i = 0; i < 8; i++) {
|
|
|
|
if (i % REGS_PER_LINE == 0) {
|
|
|
|
cpu_fprintf(f, "%%%c%d-%d: ",
|
|
|
|
x == 0 ? 'o' : (x == 1 ? 'l' : 'i'),
|
|
|
|
i, i + REGS_PER_LINE - 1);
|
|
|
|
}
|
|
|
|
cpu_fprintf(f, TARGET_FMT_lx " ", env->regwptr[i + x * 8]);
|
|
|
|
if (i % REGS_PER_LINE == REGS_PER_LINE - 1) {
|
|
|
|
cpu_fprintf(f, "\n");
|
|
|
|
}
|
|
|
|
}
|
2008-03-29 16:46:56 +01:00
|
|
|
}
|
|
|
|
cpu_fprintf(f, "\nFloating Point Registers:\n");
|
2010-01-17 17:51:57 +01:00
|
|
|
for (i = 0; i < TARGET_FPREGS; i++) {
|
2008-03-29 16:46:56 +01:00
|
|
|
if ((i & 3) == 0)
|
|
|
|
cpu_fprintf(f, "%%f%02d:", i);
|
2008-06-26 20:43:24 +02:00
|
|
|
cpu_fprintf(f, " %016f", *(float *)&env->fpr[i]);
|
2008-03-29 16:46:56 +01:00
|
|
|
if ((i & 3) == 3)
|
|
|
|
cpu_fprintf(f, "\n");
|
|
|
|
}
|
|
|
|
#ifdef TARGET_SPARC64
|
2010-01-17 17:51:57 +01:00
|
|
|
cpu_fprintf(f, "pstate: %08x ccr: %02x (icc: ", env->pstate,
|
2010-05-12 20:34:39 +02:00
|
|
|
(unsigned)cpu_get_ccr(env));
|
2010-05-09 22:19:04 +02:00
|
|
|
cpu_print_cc(f, cpu_fprintf, cpu_get_ccr(env) << PSR_CARRY_SHIFT);
|
2010-01-17 17:51:57 +01:00
|
|
|
cpu_fprintf(f, " xcc: ");
|
2010-05-09 22:19:04 +02:00
|
|
|
cpu_print_cc(f, cpu_fprintf, cpu_get_ccr(env) << (PSR_CARRY_SHIFT - 4));
|
2010-01-17 17:51:57 +01:00
|
|
|
cpu_fprintf(f, ") asi: %02x tl: %d pil: %x\n", env->asi, env->tl,
|
|
|
|
env->psrpil);
|
|
|
|
cpu_fprintf(f, "cansave: %d canrestore: %d otherwin: %d wstate: %d "
|
|
|
|
"cleanwin: %d cwp: %d\n",
|
2008-03-29 16:46:56 +01:00
|
|
|
env->cansave, env->canrestore, env->otherwin, env->wstate,
|
2008-06-07 10:07:37 +02:00
|
|
|
env->cleanwin, env->nwindows - 1 - env->cwp);
|
2010-01-17 17:51:57 +01:00
|
|
|
cpu_fprintf(f, "fsr: " TARGET_FMT_lx " y: " TARGET_FMT_lx " fprs: "
|
|
|
|
TARGET_FMT_lx "\n", env->fsr, env->y, env->fprs);
|
2008-03-29 16:46:56 +01:00
|
|
|
#else
|
2010-05-09 22:19:04 +02:00
|
|
|
cpu_fprintf(f, "psr: %08x (icc: ", cpu_get_psr(env));
|
|
|
|
cpu_print_cc(f, cpu_fprintf, cpu_get_psr(env));
|
2010-01-17 17:51:57 +01:00
|
|
|
cpu_fprintf(f, " SPE: %c%c%c) wim: %08x\n", env->psrs? 'S' : '-',
|
|
|
|
env->psrps? 'P' : '-', env->psret? 'E' : '-',
|
|
|
|
env->wim);
|
|
|
|
cpu_fprintf(f, "fsr: " TARGET_FMT_lx " y: " TARGET_FMT_lx "\n",
|
|
|
|
env->fsr, env->y);
|
2008-03-29 16:46:56 +01:00
|
|
|
#endif
|
|
|
|
}
|