2007-09-16 23:08:06 +02:00
|
|
|
/*
|
2007-05-23 02:06:54 +02:00
|
|
|
* General purpose implementation of a simple periodic countdown timer.
|
|
|
|
*
|
|
|
|
* Copyright (c) 2007 CodeSourcery.
|
|
|
|
*
|
|
|
|
* This code is licenced under the GNU LGPL.
|
|
|
|
*/
|
2007-11-17 18:14:51 +01:00
|
|
|
#include "hw.h"
|
|
|
|
#include "qemu-timer.h"
|
2009-03-31 16:34:24 +02:00
|
|
|
#include "host-utils.h"
|
2007-05-23 02:06:54 +02:00
|
|
|
|
|
|
|
struct ptimer_state
|
|
|
|
{
|
|
|
|
int enabled; /* 0 = disabled, 1 = periodic, 2 = oneshot. */
|
2007-05-24 21:48:41 +02:00
|
|
|
uint64_t limit;
|
|
|
|
uint64_t delta;
|
2007-05-23 02:06:54 +02:00
|
|
|
uint32_t period_frac;
|
|
|
|
int64_t period;
|
|
|
|
int64_t last_event;
|
|
|
|
int64_t next_event;
|
|
|
|
QEMUBH *bh;
|
|
|
|
QEMUTimer *timer;
|
|
|
|
};
|
|
|
|
|
|
|
|
/* Use a bottom-half routine to avoid reentrancy issues. */
|
|
|
|
static void ptimer_trigger(ptimer_state *s)
|
|
|
|
{
|
|
|
|
if (s->bh) {
|
|
|
|
qemu_bh_schedule(s->bh);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void ptimer_reload(ptimer_state *s)
|
|
|
|
{
|
|
|
|
if (s->delta == 0) {
|
|
|
|
ptimer_trigger(s);
|
|
|
|
s->delta = s->limit;
|
|
|
|
}
|
|
|
|
if (s->delta == 0 || s->period == 0) {
|
|
|
|
fprintf(stderr, "Timer with period zero, disabling\n");
|
|
|
|
s->enabled = 0;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
s->last_event = s->next_event;
|
|
|
|
s->next_event = s->last_event + s->delta * s->period;
|
|
|
|
if (s->period_frac) {
|
|
|
|
s->next_event += ((int64_t)s->period_frac * s->delta) >> 32;
|
|
|
|
}
|
|
|
|
qemu_mod_timer(s->timer, s->next_event);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void ptimer_tick(void *opaque)
|
|
|
|
{
|
|
|
|
ptimer_state *s = (ptimer_state *)opaque;
|
|
|
|
ptimer_trigger(s);
|
|
|
|
s->delta = 0;
|
|
|
|
if (s->enabled == 2) {
|
|
|
|
s->enabled = 0;
|
|
|
|
} else {
|
|
|
|
ptimer_reload(s);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2007-05-24 21:48:41 +02:00
|
|
|
uint64_t ptimer_get_count(ptimer_state *s)
|
2007-05-23 02:06:54 +02:00
|
|
|
{
|
|
|
|
int64_t now;
|
2007-05-24 21:48:41 +02:00
|
|
|
uint64_t counter;
|
2007-05-23 02:06:54 +02:00
|
|
|
|
|
|
|
if (s->enabled) {
|
|
|
|
now = qemu_get_clock(vm_clock);
|
|
|
|
/* Figure out the current counter value. */
|
|
|
|
if (now - s->next_event > 0
|
|
|
|
|| s->period == 0) {
|
|
|
|
/* Prevent timer underflowing if it should already have
|
|
|
|
triggered. */
|
|
|
|
counter = 0;
|
|
|
|
} else {
|
2007-05-24 21:48:41 +02:00
|
|
|
uint64_t rem;
|
|
|
|
uint64_t div;
|
2009-03-31 16:34:24 +02:00
|
|
|
int clz1, clz2;
|
|
|
|
int shift;
|
|
|
|
|
|
|
|
/* We need to divide time by period, where time is stored in
|
|
|
|
rem (64-bit integer) and period is stored in period/period_frac
|
|
|
|
(64.32 fixed point).
|
|
|
|
|
|
|
|
Doing full precision division is hard, so scale values and
|
|
|
|
do a 64-bit division. The result should be rounded down,
|
|
|
|
so that the rounding error never causes the timer to go
|
|
|
|
backwards.
|
|
|
|
*/
|
2007-05-23 02:06:54 +02:00
|
|
|
|
|
|
|
rem = s->next_event - now;
|
|
|
|
div = s->period;
|
2009-03-31 16:34:24 +02:00
|
|
|
|
|
|
|
clz1 = clz64(rem);
|
|
|
|
clz2 = clz64(div);
|
|
|
|
shift = clz1 < clz2 ? clz1 : clz2;
|
|
|
|
|
|
|
|
rem <<= shift;
|
|
|
|
div <<= shift;
|
|
|
|
if (shift >= 32) {
|
|
|
|
div |= ((uint64_t)s->period_frac << (shift - 32));
|
|
|
|
} else {
|
|
|
|
if (shift != 0)
|
|
|
|
div |= (s->period_frac >> (32 - shift));
|
|
|
|
/* Look at remaining bits of period_frac and round div up if
|
|
|
|
necessary. */
|
|
|
|
if ((uint32_t)(s->period_frac << shift))
|
|
|
|
div += 1;
|
|
|
|
}
|
2007-05-23 02:06:54 +02:00
|
|
|
counter = rem / div;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
counter = s->delta;
|
|
|
|
}
|
|
|
|
return counter;
|
|
|
|
}
|
|
|
|
|
2007-05-24 21:48:41 +02:00
|
|
|
void ptimer_set_count(ptimer_state *s, uint64_t count)
|
2007-05-23 02:06:54 +02:00
|
|
|
{
|
|
|
|
s->delta = count;
|
|
|
|
if (s->enabled) {
|
|
|
|
s->next_event = qemu_get_clock(vm_clock);
|
|
|
|
ptimer_reload(s);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void ptimer_run(ptimer_state *s, int oneshot)
|
|
|
|
{
|
2008-05-25 16:05:47 +02:00
|
|
|
if (s->enabled) {
|
|
|
|
return;
|
|
|
|
}
|
2007-05-23 02:06:54 +02:00
|
|
|
if (s->period == 0) {
|
|
|
|
fprintf(stderr, "Timer with period zero, disabling\n");
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
s->enabled = oneshot ? 2 : 1;
|
|
|
|
s->next_event = qemu_get_clock(vm_clock);
|
|
|
|
ptimer_reload(s);
|
|
|
|
}
|
|
|
|
|
2007-05-24 21:48:41 +02:00
|
|
|
/* Pause a timer. Note that this may cause it to "lose" time, even if it
|
2007-05-23 02:06:54 +02:00
|
|
|
is immediately restarted. */
|
|
|
|
void ptimer_stop(ptimer_state *s)
|
|
|
|
{
|
|
|
|
if (!s->enabled)
|
|
|
|
return;
|
|
|
|
|
|
|
|
s->delta = ptimer_get_count(s);
|
|
|
|
qemu_del_timer(s->timer);
|
|
|
|
s->enabled = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Set counter increment interval in nanoseconds. */
|
|
|
|
void ptimer_set_period(ptimer_state *s, int64_t period)
|
|
|
|
{
|
|
|
|
s->period = period;
|
|
|
|
s->period_frac = 0;
|
2007-05-24 21:48:41 +02:00
|
|
|
if (s->enabled) {
|
|
|
|
s->next_event = qemu_get_clock(vm_clock);
|
|
|
|
ptimer_reload(s);
|
|
|
|
}
|
2007-05-23 02:06:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Set counter frequency in Hz. */
|
|
|
|
void ptimer_set_freq(ptimer_state *s, uint32_t freq)
|
|
|
|
{
|
|
|
|
s->period = 1000000000ll / freq;
|
|
|
|
s->period_frac = (1000000000ll << 32) / freq;
|
2007-05-24 21:48:41 +02:00
|
|
|
if (s->enabled) {
|
|
|
|
s->next_event = qemu_get_clock(vm_clock);
|
|
|
|
ptimer_reload(s);
|
|
|
|
}
|
2007-05-23 02:06:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Set the initial countdown value. If reload is nonzero then also set
|
|
|
|
count = limit. */
|
2007-05-24 21:48:41 +02:00
|
|
|
void ptimer_set_limit(ptimer_state *s, uint64_t limit, int reload)
|
2007-05-23 02:06:54 +02:00
|
|
|
{
|
|
|
|
s->limit = limit;
|
|
|
|
if (reload)
|
|
|
|
s->delta = limit;
|
2007-06-03 12:44:47 +02:00
|
|
|
if (s->enabled && reload) {
|
2007-05-24 21:48:41 +02:00
|
|
|
s->next_event = qemu_get_clock(vm_clock);
|
|
|
|
ptimer_reload(s);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void qemu_put_ptimer(QEMUFile *f, ptimer_state *s)
|
|
|
|
{
|
|
|
|
qemu_put_byte(f, s->enabled);
|
|
|
|
qemu_put_be64s(f, &s->limit);
|
|
|
|
qemu_put_be64s(f, &s->delta);
|
|
|
|
qemu_put_be32s(f, &s->period_frac);
|
2008-10-02 21:14:17 +02:00
|
|
|
qemu_put_sbe64s(f, &s->period);
|
|
|
|
qemu_put_sbe64s(f, &s->last_event);
|
|
|
|
qemu_put_sbe64s(f, &s->next_event);
|
2007-05-24 21:48:41 +02:00
|
|
|
qemu_put_timer(f, s->timer);
|
|
|
|
}
|
|
|
|
|
|
|
|
void qemu_get_ptimer(QEMUFile *f, ptimer_state *s)
|
|
|
|
{
|
|
|
|
s->enabled = qemu_get_byte(f);
|
|
|
|
qemu_get_be64s(f, &s->limit);
|
|
|
|
qemu_get_be64s(f, &s->delta);
|
|
|
|
qemu_get_be32s(f, &s->period_frac);
|
2008-10-02 21:14:17 +02:00
|
|
|
qemu_get_sbe64s(f, &s->period);
|
|
|
|
qemu_get_sbe64s(f, &s->last_event);
|
|
|
|
qemu_get_sbe64s(f, &s->next_event);
|
2007-05-24 21:48:41 +02:00
|
|
|
qemu_get_timer(f, s->timer);
|
2007-05-23 02:06:54 +02:00
|
|
|
}
|
|
|
|
|
2009-08-31 21:30:15 +02:00
|
|
|
static int get_ptimer(QEMUFile *f, void *pv, size_t size)
|
|
|
|
{
|
|
|
|
ptimer_state *v = pv;
|
|
|
|
|
|
|
|
qemu_get_ptimer(f, v);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void put_ptimer(QEMUFile *f, const void *pv, size_t size)
|
|
|
|
{
|
|
|
|
ptimer_state *v = (void *)pv;
|
|
|
|
|
|
|
|
qemu_put_ptimer(f, v);
|
|
|
|
}
|
|
|
|
|
|
|
|
const VMStateInfo vmstate_info_ptimer = {
|
|
|
|
.name = "ptimer",
|
|
|
|
.get = get_ptimer,
|
|
|
|
.put = put_ptimer,
|
|
|
|
};
|
|
|
|
|
2007-05-23 02:06:54 +02:00
|
|
|
ptimer_state *ptimer_init(QEMUBH *bh)
|
|
|
|
{
|
|
|
|
ptimer_state *s;
|
|
|
|
|
|
|
|
s = (ptimer_state *)qemu_mallocz(sizeof(ptimer_state));
|
|
|
|
s->bh = bh;
|
|
|
|
s->timer = qemu_new_timer(vm_clock, ptimer_tick, s);
|
|
|
|
return s;
|
|
|
|
}
|