2009-03-12 21:25:12 +01:00
|
|
|
/*
|
|
|
|
* ioapic.c IOAPIC emulation logic
|
|
|
|
*
|
|
|
|
* Copyright (c) 2004-2005 Fabrice Bellard
|
|
|
|
*
|
|
|
|
* Split the ioapic logic from apic.c
|
|
|
|
* Xiantao Zhang <xiantao.zhang@intel.com>
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
2009-07-16 22:47:01 +02:00
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
2009-03-12 21:25:12 +01:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include "hw.h"
|
|
|
|
#include "pc.h"
|
2010-03-21 20:46:26 +01:00
|
|
|
#include "apic.h"
|
2011-02-03 22:54:11 +01:00
|
|
|
#include "ioapic.h"
|
2009-03-12 21:25:12 +01:00
|
|
|
#include "qemu-timer.h"
|
|
|
|
#include "host-utils.h"
|
2010-06-19 09:41:43 +02:00
|
|
|
#include "sysbus.h"
|
2009-03-12 21:25:12 +01:00
|
|
|
|
|
|
|
//#define DEBUG_IOAPIC
|
|
|
|
|
2010-05-31 20:59:45 +02:00
|
|
|
#ifdef DEBUG_IOAPIC
|
|
|
|
#define DPRINTF(fmt, ...) \
|
|
|
|
do { printf("ioapic: " fmt , ## __VA_ARGS__); } while (0)
|
|
|
|
#else
|
|
|
|
#define DPRINTF(fmt, ...)
|
|
|
|
#endif
|
|
|
|
|
2011-02-03 22:54:11 +01:00
|
|
|
#define MAX_IOAPICS 1
|
|
|
|
|
2011-02-03 22:54:14 +01:00
|
|
|
#define IOAPIC_VERSION 0x11
|
2009-03-12 21:25:12 +01:00
|
|
|
|
2011-02-03 22:54:14 +01:00
|
|
|
#define IOAPIC_LVT_DEST_SHIFT 56
|
|
|
|
#define IOAPIC_LVT_MASKED_SHIFT 16
|
|
|
|
#define IOAPIC_LVT_TRIGGER_MODE_SHIFT 15
|
|
|
|
#define IOAPIC_LVT_REMOTE_IRR_SHIFT 14
|
|
|
|
#define IOAPIC_LVT_POLARITY_SHIFT 13
|
|
|
|
#define IOAPIC_LVT_DELIV_STATUS_SHIFT 12
|
|
|
|
#define IOAPIC_LVT_DEST_MODE_SHIFT 11
|
|
|
|
#define IOAPIC_LVT_DELIV_MODE_SHIFT 8
|
|
|
|
|
|
|
|
#define IOAPIC_LVT_MASKED (1 << IOAPIC_LVT_MASKED_SHIFT)
|
|
|
|
#define IOAPIC_LVT_REMOTE_IRR (1 << IOAPIC_LVT_REMOTE_IRR_SHIFT)
|
|
|
|
|
|
|
|
#define IOAPIC_TRIGGER_EDGE 0
|
|
|
|
#define IOAPIC_TRIGGER_LEVEL 1
|
2009-03-12 21:25:12 +01:00
|
|
|
|
|
|
|
/*io{apic,sapic} delivery mode*/
|
2011-02-03 22:54:14 +01:00
|
|
|
#define IOAPIC_DM_FIXED 0x0
|
|
|
|
#define IOAPIC_DM_LOWEST_PRIORITY 0x1
|
|
|
|
#define IOAPIC_DM_PMI 0x2
|
|
|
|
#define IOAPIC_DM_NMI 0x4
|
|
|
|
#define IOAPIC_DM_INIT 0x5
|
|
|
|
#define IOAPIC_DM_SIPI 0x6
|
|
|
|
#define IOAPIC_DM_EXTINT 0x7
|
|
|
|
#define IOAPIC_DM_MASK 0x7
|
|
|
|
|
|
|
|
#define IOAPIC_VECTOR_MASK 0xff
|
|
|
|
|
|
|
|
#define IOAPIC_IOREGSEL 0x00
|
|
|
|
#define IOAPIC_IOWIN 0x10
|
|
|
|
|
|
|
|
#define IOAPIC_REG_ID 0x00
|
|
|
|
#define IOAPIC_REG_VER 0x01
|
|
|
|
#define IOAPIC_REG_ARB 0x02
|
|
|
|
#define IOAPIC_REG_REDTBL_BASE 0x10
|
|
|
|
#define IOAPIC_ID 0x00
|
|
|
|
|
|
|
|
#define IOAPIC_ID_SHIFT 24
|
|
|
|
#define IOAPIC_ID_MASK 0xf
|
|
|
|
|
|
|
|
#define IOAPIC_VER_ENTRIES_SHIFT 16
|
2009-03-12 21:25:12 +01:00
|
|
|
|
2010-06-19 09:41:43 +02:00
|
|
|
typedef struct IOAPICState IOAPICState;
|
|
|
|
|
2009-03-12 21:25:12 +01:00
|
|
|
struct IOAPICState {
|
2010-06-19 09:41:43 +02:00
|
|
|
SysBusDevice busdev;
|
2011-10-17 13:11:27 +02:00
|
|
|
MemoryRegion io_memory;
|
2009-03-12 21:25:12 +01:00
|
|
|
uint8_t id;
|
|
|
|
uint8_t ioregsel;
|
|
|
|
uint32_t irr;
|
|
|
|
uint64_t ioredtbl[IOAPIC_NUM_PINS];
|
|
|
|
};
|
|
|
|
|
2011-02-03 22:54:11 +01:00
|
|
|
static IOAPICState *ioapics[MAX_IOAPICS];
|
|
|
|
|
2009-03-12 21:25:12 +01:00
|
|
|
static void ioapic_service(IOAPICState *s)
|
|
|
|
{
|
|
|
|
uint8_t i;
|
|
|
|
uint8_t trig_mode;
|
|
|
|
uint8_t vector;
|
|
|
|
uint8_t delivery_mode;
|
|
|
|
uint32_t mask;
|
|
|
|
uint64_t entry;
|
|
|
|
uint8_t dest;
|
|
|
|
uint8_t dest_mode;
|
|
|
|
|
|
|
|
for (i = 0; i < IOAPIC_NUM_PINS; i++) {
|
|
|
|
mask = 1 << i;
|
|
|
|
if (s->irr & mask) {
|
|
|
|
entry = s->ioredtbl[i];
|
|
|
|
if (!(entry & IOAPIC_LVT_MASKED)) {
|
2011-02-03 22:54:14 +01:00
|
|
|
trig_mode = ((entry >> IOAPIC_LVT_TRIGGER_MODE_SHIFT) & 1);
|
|
|
|
dest = entry >> IOAPIC_LVT_DEST_SHIFT;
|
|
|
|
dest_mode = (entry >> IOAPIC_LVT_DEST_MODE_SHIFT) & 1;
|
|
|
|
delivery_mode =
|
|
|
|
(entry >> IOAPIC_LVT_DELIV_MODE_SHIFT) & IOAPIC_DM_MASK;
|
2011-02-03 22:54:11 +01:00
|
|
|
if (trig_mode == IOAPIC_TRIGGER_EDGE) {
|
2009-03-12 21:25:12 +01:00
|
|
|
s->irr &= ~mask;
|
2011-02-03 22:54:11 +01:00
|
|
|
} else {
|
|
|
|
s->ioredtbl[i] |= IOAPIC_LVT_REMOTE_IRR;
|
|
|
|
}
|
2011-02-03 22:54:14 +01:00
|
|
|
if (delivery_mode == IOAPIC_DM_EXTINT) {
|
2009-03-12 21:25:12 +01:00
|
|
|
vector = pic_read_irq(isa_pic);
|
2011-02-03 22:54:14 +01:00
|
|
|
} else {
|
|
|
|
vector = entry & IOAPIC_VECTOR_MASK;
|
|
|
|
}
|
2009-03-12 21:25:12 +01:00
|
|
|
apic_deliver_irq(dest, dest_mode, delivery_mode,
|
2011-08-22 17:46:31 +02:00
|
|
|
vector, trig_mode);
|
2009-03-12 21:25:12 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-06-17 18:32:47 +02:00
|
|
|
static void ioapic_set_irq(void *opaque, int vector, int level)
|
2009-03-12 21:25:12 +01:00
|
|
|
{
|
|
|
|
IOAPICState *s = opaque;
|
|
|
|
|
|
|
|
/* ISA IRQs map to GSI 1-1 except for IRQ0 which maps
|
|
|
|
* to GSI 2. GSI maps to ioapic 1-1. This is not
|
|
|
|
* the cleanest way of doing it but it should work. */
|
|
|
|
|
2011-02-03 22:54:14 +01:00
|
|
|
DPRINTF("%s: %s vec %x\n", __func__, level ? "raise" : "lower", vector);
|
|
|
|
if (vector == 0) {
|
2009-03-12 21:25:12 +01:00
|
|
|
vector = 2;
|
2011-02-03 22:54:14 +01:00
|
|
|
}
|
2009-03-12 21:25:12 +01:00
|
|
|
if (vector >= 0 && vector < IOAPIC_NUM_PINS) {
|
|
|
|
uint32_t mask = 1 << vector;
|
|
|
|
uint64_t entry = s->ioredtbl[vector];
|
|
|
|
|
2011-08-22 17:46:42 +02:00
|
|
|
if (entry & (1 << IOAPIC_LVT_POLARITY_SHIFT)) {
|
|
|
|
level = !level;
|
|
|
|
}
|
2011-02-03 22:54:14 +01:00
|
|
|
if (((entry >> IOAPIC_LVT_TRIGGER_MODE_SHIFT) & 1) ==
|
|
|
|
IOAPIC_TRIGGER_LEVEL) {
|
2009-03-12 21:25:12 +01:00
|
|
|
/* level triggered */
|
|
|
|
if (level) {
|
|
|
|
s->irr |= mask;
|
|
|
|
ioapic_service(s);
|
|
|
|
} else {
|
|
|
|
s->irr &= ~mask;
|
|
|
|
}
|
|
|
|
} else {
|
2011-04-09 13:18:59 +02:00
|
|
|
/* According to the 82093AA manual, we must ignore edge requests
|
|
|
|
* if the input pin is masked. */
|
|
|
|
if (level && !(entry & IOAPIC_LVT_MASKED)) {
|
2009-03-12 21:25:12 +01:00
|
|
|
s->irr |= mask;
|
|
|
|
ioapic_service(s);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-02-03 22:54:11 +01:00
|
|
|
void ioapic_eoi_broadcast(int vector)
|
|
|
|
{
|
|
|
|
IOAPICState *s;
|
|
|
|
uint64_t entry;
|
|
|
|
int i, n;
|
|
|
|
|
|
|
|
for (i = 0; i < MAX_IOAPICS; i++) {
|
|
|
|
s = ioapics[i];
|
|
|
|
if (!s) {
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
for (n = 0; n < IOAPIC_NUM_PINS; n++) {
|
|
|
|
entry = s->ioredtbl[n];
|
2011-02-03 22:54:14 +01:00
|
|
|
if ((entry & IOAPIC_LVT_REMOTE_IRR)
|
|
|
|
&& (entry & IOAPIC_VECTOR_MASK) == vector) {
|
2011-02-03 22:54:11 +01:00
|
|
|
s->ioredtbl[n] = entry & ~IOAPIC_LVT_REMOTE_IRR;
|
|
|
|
if (!(entry & IOAPIC_LVT_MASKED) && (s->irr & (1 << n))) {
|
|
|
|
ioapic_service(s);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-10-17 13:11:27 +02:00
|
|
|
static uint64_t
|
|
|
|
ioapic_mem_read(void *opaque, target_phys_addr_t addr, unsigned int size)
|
2009-03-12 21:25:12 +01:00
|
|
|
{
|
|
|
|
IOAPICState *s = opaque;
|
|
|
|
int index;
|
|
|
|
uint32_t val = 0;
|
|
|
|
|
2011-02-03 22:54:14 +01:00
|
|
|
switch (addr & 0xff) {
|
|
|
|
case IOAPIC_IOREGSEL:
|
2009-03-12 21:25:12 +01:00
|
|
|
val = s->ioregsel;
|
2011-02-03 22:54:14 +01:00
|
|
|
break;
|
|
|
|
case IOAPIC_IOWIN:
|
2011-10-17 13:11:29 +02:00
|
|
|
if (size != 4) {
|
|
|
|
break;
|
|
|
|
}
|
2009-03-12 21:25:12 +01:00
|
|
|
switch (s->ioregsel) {
|
2011-02-03 22:54:14 +01:00
|
|
|
case IOAPIC_REG_ID:
|
|
|
|
val = s->id << IOAPIC_ID_SHIFT;
|
|
|
|
break;
|
|
|
|
case IOAPIC_REG_VER:
|
|
|
|
val = IOAPIC_VERSION |
|
|
|
|
((IOAPIC_NUM_PINS - 1) << IOAPIC_VER_ENTRIES_SHIFT);
|
|
|
|
break;
|
|
|
|
case IOAPIC_REG_ARB:
|
|
|
|
val = 0;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
index = (s->ioregsel - IOAPIC_REG_REDTBL_BASE) >> 1;
|
|
|
|
if (index >= 0 && index < IOAPIC_NUM_PINS) {
|
|
|
|
if (s->ioregsel & 1) {
|
|
|
|
val = s->ioredtbl[index] >> 32;
|
|
|
|
} else {
|
|
|
|
val = s->ioredtbl[index] & 0xffffffff;
|
2009-03-12 21:25:12 +01:00
|
|
|
}
|
2011-02-03 22:54:14 +01:00
|
|
|
}
|
2009-03-12 21:25:12 +01:00
|
|
|
}
|
2010-05-31 20:59:45 +02:00
|
|
|
DPRINTF("read: %08x = %08x\n", s->ioregsel, val);
|
2011-02-03 22:54:14 +01:00
|
|
|
break;
|
2009-03-12 21:25:12 +01:00
|
|
|
}
|
|
|
|
return val;
|
|
|
|
}
|
|
|
|
|
2011-02-03 22:54:14 +01:00
|
|
|
static void
|
2011-10-17 13:11:27 +02:00
|
|
|
ioapic_mem_write(void *opaque, target_phys_addr_t addr, uint64_t val,
|
|
|
|
unsigned int size)
|
2009-03-12 21:25:12 +01:00
|
|
|
{
|
|
|
|
IOAPICState *s = opaque;
|
|
|
|
int index;
|
|
|
|
|
2011-02-03 22:54:14 +01:00
|
|
|
switch (addr & 0xff) {
|
|
|
|
case IOAPIC_IOREGSEL:
|
2009-03-12 21:25:12 +01:00
|
|
|
s->ioregsel = val;
|
2011-02-03 22:54:14 +01:00
|
|
|
break;
|
|
|
|
case IOAPIC_IOWIN:
|
2011-10-17 13:11:29 +02:00
|
|
|
if (size != 4) {
|
|
|
|
break;
|
|
|
|
}
|
2010-05-31 20:59:45 +02:00
|
|
|
DPRINTF("write: %08x = %08x\n", s->ioregsel, val);
|
2009-03-12 21:25:12 +01:00
|
|
|
switch (s->ioregsel) {
|
2011-02-03 22:54:14 +01:00
|
|
|
case IOAPIC_REG_ID:
|
|
|
|
s->id = (val >> IOAPIC_ID_SHIFT) & IOAPIC_ID_MASK;
|
|
|
|
break;
|
|
|
|
case IOAPIC_REG_VER:
|
|
|
|
case IOAPIC_REG_ARB:
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
index = (s->ioregsel - IOAPIC_REG_REDTBL_BASE) >> 1;
|
|
|
|
if (index >= 0 && index < IOAPIC_NUM_PINS) {
|
|
|
|
if (s->ioregsel & 1) {
|
|
|
|
s->ioredtbl[index] &= 0xffffffff;
|
|
|
|
s->ioredtbl[index] |= (uint64_t)val << 32;
|
|
|
|
} else {
|
|
|
|
s->ioredtbl[index] &= ~0xffffffffULL;
|
|
|
|
s->ioredtbl[index] |= val;
|
2009-03-12 21:25:12 +01:00
|
|
|
}
|
2011-02-03 22:54:14 +01:00
|
|
|
ioapic_service(s);
|
|
|
|
}
|
2009-03-12 21:25:12 +01:00
|
|
|
}
|
2011-02-03 22:54:14 +01:00
|
|
|
break;
|
2009-03-12 21:25:12 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-02-03 22:54:12 +01:00
|
|
|
static int ioapic_post_load(void *opaque, int version_id)
|
|
|
|
{
|
|
|
|
IOAPICState *s = opaque;
|
|
|
|
|
|
|
|
if (version_id == 1) {
|
|
|
|
/* set sane value */
|
|
|
|
s->irr = 0;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-09-10 03:04:43 +02:00
|
|
|
static const VMStateDescription vmstate_ioapic = {
|
|
|
|
.name = "ioapic",
|
2011-02-03 22:54:13 +01:00
|
|
|
.version_id = 3,
|
2011-02-03 22:54:12 +01:00
|
|
|
.post_load = ioapic_post_load,
|
2009-09-10 03:04:43 +02:00
|
|
|
.minimum_version_id = 1,
|
|
|
|
.minimum_version_id_old = 1,
|
2011-02-03 22:54:14 +01:00
|
|
|
.fields = (VMStateField[]) {
|
2009-09-10 03:04:43 +02:00
|
|
|
VMSTATE_UINT8(id, IOAPICState),
|
|
|
|
VMSTATE_UINT8(ioregsel, IOAPICState),
|
2011-02-03 22:54:13 +01:00
|
|
|
VMSTATE_UNUSED_V(2, 8), /* to account for qemu-kvm's v2 format */
|
2011-02-03 22:54:12 +01:00
|
|
|
VMSTATE_UINT32_V(irr, IOAPICState, 2),
|
2009-09-10 03:04:43 +02:00
|
|
|
VMSTATE_UINT64_ARRAY(ioredtbl, IOAPICState, IOAPIC_NUM_PINS),
|
|
|
|
VMSTATE_END_OF_LIST()
|
2009-03-12 21:25:12 +01:00
|
|
|
}
|
2009-09-10 03:04:43 +02:00
|
|
|
};
|
2009-03-12 21:25:12 +01:00
|
|
|
|
2010-06-19 09:41:43 +02:00
|
|
|
static void ioapic_reset(DeviceState *d)
|
2009-03-12 21:25:12 +01:00
|
|
|
{
|
2010-06-19 09:41:43 +02:00
|
|
|
IOAPICState *s = DO_UPCAST(IOAPICState, busdev.qdev, d);
|
2009-03-12 21:25:12 +01:00
|
|
|
int i;
|
|
|
|
|
2010-06-19 09:41:43 +02:00
|
|
|
s->id = 0;
|
|
|
|
s->ioregsel = 0;
|
|
|
|
s->irr = 0;
|
2011-02-03 22:54:14 +01:00
|
|
|
for (i = 0; i < IOAPIC_NUM_PINS; i++) {
|
|
|
|
s->ioredtbl[i] = 1 << IOAPIC_LVT_MASKED_SHIFT;
|
|
|
|
}
|
2009-03-12 21:25:12 +01:00
|
|
|
}
|
|
|
|
|
2011-10-17 13:11:27 +02:00
|
|
|
static const MemoryRegionOps ioapic_io_ops = {
|
|
|
|
.read = ioapic_mem_read,
|
|
|
|
.write = ioapic_mem_write,
|
|
|
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
2009-03-12 21:25:12 +01:00
|
|
|
};
|
|
|
|
|
2010-06-19 09:41:43 +02:00
|
|
|
static int ioapic_init1(SysBusDevice *dev)
|
2009-03-12 21:25:12 +01:00
|
|
|
{
|
2010-06-19 09:41:43 +02:00
|
|
|
IOAPICState *s = FROM_SYSBUS(IOAPICState, dev);
|
2011-02-03 22:54:11 +01:00
|
|
|
static int ioapic_no;
|
|
|
|
|
|
|
|
if (ioapic_no >= MAX_IOAPICS) {
|
|
|
|
return -1;
|
|
|
|
}
|
2009-03-12 21:25:12 +01:00
|
|
|
|
2011-10-17 13:11:27 +02:00
|
|
|
memory_region_init_io(&s->io_memory, &ioapic_io_ops, s, "ioapic", 0x1000);
|
|
|
|
sysbus_init_mmio_region(dev, &s->io_memory);
|
2009-03-12 21:25:12 +01:00
|
|
|
|
2010-06-19 09:41:43 +02:00
|
|
|
qdev_init_gpio_in(&dev->qdev, ioapic_set_irq, IOAPIC_NUM_PINS);
|
2009-03-12 21:25:12 +01:00
|
|
|
|
2011-02-03 22:54:11 +01:00
|
|
|
ioapics[ioapic_no++] = s;
|
|
|
|
|
2010-06-19 09:41:43 +02:00
|
|
|
return 0;
|
2009-03-12 21:25:12 +01:00
|
|
|
}
|
2010-06-19 09:41:43 +02:00
|
|
|
|
|
|
|
static SysBusDeviceInfo ioapic_info = {
|
|
|
|
.init = ioapic_init1,
|
|
|
|
.qdev.name = "ioapic",
|
|
|
|
.qdev.size = sizeof(IOAPICState),
|
|
|
|
.qdev.vmsd = &vmstate_ioapic,
|
|
|
|
.qdev.reset = ioapic_reset,
|
|
|
|
.qdev.no_user = 1,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void ioapic_register_devices(void)
|
|
|
|
{
|
|
|
|
sysbus_register_withprop(&ioapic_info);
|
|
|
|
}
|
|
|
|
|
|
|
|
device_init(ioapic_register_devices)
|