2007-10-29 00:42:18 +01:00
|
|
|
/*
|
2009-01-08 00:38:59 +01:00
|
|
|
* QEMU OldWorld PowerMac (currently ~G3 Beige) hardware System Emulator
|
2007-10-29 00:42:18 +01:00
|
|
|
*
|
|
|
|
* Copyright (c) 2004-2007 Fabrice Bellard
|
|
|
|
* Copyright (c) 2007 Jocelyn Mayer
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
2007-11-17 18:14:51 +01:00
|
|
|
#include "hw.h"
|
|
|
|
#include "ppc.h"
|
2007-10-29 00:42:18 +01:00
|
|
|
#include "ppc_mac.h"
|
2009-01-30 21:39:32 +01:00
|
|
|
#include "mac_dbdma.h"
|
2007-11-17 18:14:51 +01:00
|
|
|
#include "nvram.h"
|
|
|
|
#include "pc.h"
|
|
|
|
#include "sysemu.h"
|
|
|
|
#include "net.h"
|
|
|
|
#include "isa.h"
|
|
|
|
#include "pci.h"
|
|
|
|
#include "boards.h"
|
2008-12-24 21:29:16 +01:00
|
|
|
#include "fw_cfg.h"
|
2009-01-12 18:40:23 +01:00
|
|
|
#include "escc.h"
|
2007-10-29 00:42:18 +01:00
|
|
|
|
2007-12-02 05:51:10 +01:00
|
|
|
#define MAX_IDE_BUS 2
|
2008-12-21 00:40:35 +01:00
|
|
|
#define VGA_BIOS_SIZE 65536
|
2008-12-24 21:29:16 +01:00
|
|
|
#define CFG_ADDR 0xf0000510
|
|
|
|
|
2007-10-29 00:42:18 +01:00
|
|
|
/* temporary frame buffer OSI calls for the video.x driver. The right
|
|
|
|
solution is to modify the driver to use VGA PCI I/Os */
|
|
|
|
/* XXX: to be removed. This is no way related to emulation */
|
|
|
|
static int vga_osi_call (CPUState *env)
|
|
|
|
{
|
|
|
|
static int vga_vbl_enabled;
|
|
|
|
int linesize;
|
|
|
|
|
2007-11-24 03:56:36 +01:00
|
|
|
// printf("osi_call R5=" REGX "\n", ppc_dump_gpr(env, 5));
|
2007-10-29 00:42:18 +01:00
|
|
|
|
|
|
|
/* same handler as PearPC, coming from the original MOL video
|
|
|
|
driver. */
|
|
|
|
switch(env->gpr[5]) {
|
|
|
|
case 4:
|
|
|
|
break;
|
|
|
|
case 28: /* set_vmode */
|
|
|
|
if (env->gpr[6] != 1 || env->gpr[7] != 0)
|
|
|
|
env->gpr[3] = 1;
|
|
|
|
else
|
|
|
|
env->gpr[3] = 0;
|
|
|
|
break;
|
|
|
|
case 29: /* get_vmode_info */
|
|
|
|
if (env->gpr[6] != 0) {
|
|
|
|
if (env->gpr[6] != 1 || env->gpr[7] != 0) {
|
|
|
|
env->gpr[3] = 1;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
env->gpr[3] = 0;
|
|
|
|
env->gpr[4] = (1 << 16) | 1; /* num_vmodes, cur_vmode */
|
|
|
|
env->gpr[5] = (1 << 16) | 0; /* num_depths, cur_depth_mode */
|
|
|
|
env->gpr[6] = (graphic_width << 16) | graphic_height; /* w, h */
|
|
|
|
env->gpr[7] = 85 << 16; /* refresh rate */
|
|
|
|
env->gpr[8] = (graphic_depth + 7) & ~7; /* depth (round to byte) */
|
|
|
|
linesize = ((graphic_depth + 7) >> 3) * graphic_width;
|
|
|
|
linesize = (linesize + 3) & ~3;
|
|
|
|
env->gpr[9] = (linesize << 16) | 0; /* row_bytes, offset */
|
|
|
|
break;
|
|
|
|
case 31: /* set_video power */
|
|
|
|
env->gpr[3] = 0;
|
|
|
|
break;
|
|
|
|
case 39: /* video_ctrl */
|
|
|
|
if (env->gpr[6] == 0 || env->gpr[6] == 1)
|
|
|
|
vga_vbl_enabled = env->gpr[6];
|
|
|
|
env->gpr[3] = 0;
|
|
|
|
break;
|
|
|
|
case 47:
|
|
|
|
break;
|
|
|
|
case 59: /* set_color */
|
|
|
|
/* R6 = index, R7 = RGB */
|
|
|
|
env->gpr[3] = 0;
|
|
|
|
break;
|
|
|
|
case 64: /* get color */
|
|
|
|
/* R6 = index */
|
|
|
|
env->gpr[3] = 0;
|
|
|
|
break;
|
|
|
|
case 116: /* set hwcursor */
|
|
|
|
/* R6 = x, R7 = y, R8 = visible, R9 = data */
|
|
|
|
break;
|
|
|
|
default:
|
2007-11-24 03:56:36 +01:00
|
|
|
fprintf(stderr, "unsupported OSI call R5=" REGX "\n",
|
|
|
|
ppc_dump_gpr(env, 5));
|
2007-10-29 00:42:18 +01:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 1; /* osi_call handled */
|
|
|
|
}
|
|
|
|
|
2009-03-08 10:51:29 +01:00
|
|
|
static int fw_cfg_boot_set(void *opaque, const char *boot_device)
|
|
|
|
{
|
|
|
|
fw_cfg_add_i16(opaque, FW_CFG_BOOT_DEVICE, boot_device[0]);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-05-13 18:56:25 +02:00
|
|
|
static void ppc_heathrow_init (ram_addr_t ram_size,
|
2009-01-16 20:04:14 +01:00
|
|
|
const char *boot_device,
|
2007-10-29 00:42:18 +01:00
|
|
|
const char *kernel_filename,
|
|
|
|
const char *kernel_cmdline,
|
|
|
|
const char *initrd_filename,
|
|
|
|
const char *cpu_model)
|
|
|
|
{
|
2007-11-10 16:15:54 +01:00
|
|
|
CPUState *env = NULL, *envs[MAX_CPUS];
|
2009-05-30 01:52:44 +02:00
|
|
|
char *filename;
|
2007-10-29 00:42:18 +01:00
|
|
|
qemu_irq *pic, **heathrow_irqs;
|
|
|
|
int linux_boot, i;
|
2009-04-10 04:24:36 +02:00
|
|
|
ram_addr_t ram_offset, bios_offset, vga_bios_offset;
|
2009-01-24 13:00:23 +01:00
|
|
|
uint32_t kernel_base, initrd_base;
|
|
|
|
int32_t kernel_size, initrd_size;
|
2007-10-29 00:42:18 +01:00
|
|
|
PCIBus *pci_bus;
|
|
|
|
MacIONVRAMState *nvr;
|
|
|
|
int vga_bios_size, bios_size;
|
|
|
|
int pic_mem_index, nvram_mem_index, dbdma_mem_index, cuda_mem_index;
|
2009-01-12 18:40:23 +01:00
|
|
|
int escc_mem_index, ide_mem_index[2];
|
2009-03-08 10:51:29 +01:00
|
|
|
uint16_t ppc_boot_device;
|
2007-12-02 05:51:10 +01:00
|
|
|
BlockDriverState *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
|
|
|
|
int index;
|
2008-12-24 21:29:16 +01:00
|
|
|
void *fw_cfg;
|
2009-01-30 21:39:32 +01:00
|
|
|
void *dbdma;
|
2009-04-10 02:26:15 +02:00
|
|
|
uint8_t *vga_bios_ptr;
|
2007-10-29 00:42:18 +01:00
|
|
|
|
|
|
|
linux_boot = (kernel_filename != NULL);
|
|
|
|
|
|
|
|
/* init CPUs */
|
|
|
|
if (cpu_model == NULL)
|
2008-12-21 00:39:46 +01:00
|
|
|
cpu_model = "G3";
|
2007-10-29 00:42:18 +01:00
|
|
|
for (i = 0; i < smp_cpus; i++) {
|
2007-11-10 16:15:54 +01:00
|
|
|
env = cpu_init(cpu_model);
|
|
|
|
if (!env) {
|
|
|
|
fprintf(stderr, "Unable to find PowerPC CPU definition\n");
|
|
|
|
exit(1);
|
|
|
|
}
|
2009-01-14 15:48:04 +01:00
|
|
|
/* Set time-base frequency to 16.6 Mhz */
|
|
|
|
cpu_ppc_tb_init(env, 16600000UL);
|
2007-10-29 00:42:18 +01:00
|
|
|
env->osi_call = vga_osi_call;
|
2009-06-27 09:25:07 +02:00
|
|
|
qemu_register_reset(&cpu_ppc_reset, env);
|
2007-10-29 00:42:18 +01:00
|
|
|
envs[i] = env;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* allocate RAM */
|
2009-01-13 20:08:10 +01:00
|
|
|
if (ram_size > (2047 << 20)) {
|
|
|
|
fprintf(stderr,
|
|
|
|
"qemu: Too much memory for this machine: %d MB, maximum 2047 MB\n",
|
|
|
|
((unsigned int)ram_size / (1 << 20)));
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
2008-12-21 00:40:35 +01:00
|
|
|
ram_offset = qemu_ram_alloc(ram_size);
|
|
|
|
cpu_register_physical_memory(0, ram_size, ram_offset);
|
|
|
|
|
2007-10-29 00:42:18 +01:00
|
|
|
/* allocate and load BIOS */
|
2008-12-21 00:40:35 +01:00
|
|
|
bios_offset = qemu_ram_alloc(BIOS_SIZE);
|
2007-10-29 00:42:18 +01:00
|
|
|
if (bios_name == NULL)
|
2008-12-24 21:23:51 +01:00
|
|
|
bios_name = PROM_FILENAME;
|
2009-05-30 01:52:44 +02:00
|
|
|
filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
|
2008-12-24 21:23:51 +01:00
|
|
|
cpu_register_physical_memory(PROM_ADDR, BIOS_SIZE, bios_offset | IO_MEM_ROM);
|
|
|
|
|
|
|
|
/* Load OpenBIOS (ELF) */
|
2009-05-30 01:52:44 +02:00
|
|
|
if (filename) {
|
|
|
|
bios_size = load_elf(filename, 0, NULL, NULL, NULL);
|
|
|
|
qemu_free(filename);
|
|
|
|
} else {
|
|
|
|
bios_size = -1;
|
|
|
|
}
|
2007-10-29 00:42:18 +01:00
|
|
|
if (bios_size < 0 || bios_size > BIOS_SIZE) {
|
2009-05-30 01:52:44 +02:00
|
|
|
hw_error("qemu: could not load PowerPC bios '%s'\n", bios_name);
|
2007-10-29 00:42:18 +01:00
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* allocate and load VGA BIOS */
|
2008-12-21 00:40:35 +01:00
|
|
|
vga_bios_offset = qemu_ram_alloc(VGA_BIOS_SIZE);
|
2009-04-10 02:26:15 +02:00
|
|
|
vga_bios_ptr = qemu_get_ram_ptr(vga_bios_offset);
|
2009-05-30 01:52:44 +02:00
|
|
|
filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, VGABIOS_FILENAME);
|
|
|
|
if (filename) {
|
|
|
|
vga_bios_size = load_image(filename, vga_bios_ptr + 8);
|
|
|
|
qemu_free(filename);
|
|
|
|
} else {
|
|
|
|
vga_bios_size = -1;
|
|
|
|
}
|
2007-10-29 00:42:18 +01:00
|
|
|
if (vga_bios_size < 0) {
|
|
|
|
/* if no bios is present, we can still work */
|
2009-05-30 01:52:44 +02:00
|
|
|
fprintf(stderr, "qemu: warning: could not load VGA bios '%s'\n",
|
|
|
|
VGABIOS_FILENAME);
|
2007-10-29 00:42:18 +01:00
|
|
|
vga_bios_size = 0;
|
|
|
|
} else {
|
|
|
|
/* set a specific header (XXX: find real Apple format for NDRV
|
|
|
|
drivers) */
|
2009-04-10 02:26:15 +02:00
|
|
|
vga_bios_ptr[0] = 'N';
|
|
|
|
vga_bios_ptr[1] = 'D';
|
|
|
|
vga_bios_ptr[2] = 'R';
|
|
|
|
vga_bios_ptr[3] = 'V';
|
|
|
|
cpu_to_be32w((uint32_t *)(vga_bios_ptr + 4), vga_bios_size);
|
2007-10-29 00:42:18 +01:00
|
|
|
vga_bios_size += 8;
|
2009-07-26 08:31:15 +02:00
|
|
|
|
|
|
|
/* Round to page boundary */
|
|
|
|
vga_bios_size = (vga_bios_size + TARGET_PAGE_SIZE - 1) &
|
|
|
|
TARGET_PAGE_MASK;
|
2007-10-29 00:42:18 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
if (linux_boot) {
|
2009-01-26 11:22:15 +01:00
|
|
|
uint64_t lowaddr = 0;
|
2007-10-29 00:42:18 +01:00
|
|
|
kernel_base = KERNEL_LOAD_ADDR;
|
2009-01-26 11:22:15 +01:00
|
|
|
/* Now we can load the kernel. The first step tries to load the kernel
|
|
|
|
supposing PhysAddr = 0x00000000. If that was wrong the kernel is
|
|
|
|
loaded again, the new PhysAddr being computed from lowaddr. */
|
|
|
|
kernel_size = load_elf(kernel_filename, kernel_base, NULL, &lowaddr, NULL);
|
|
|
|
if (kernel_size > 0 && lowaddr != KERNEL_LOAD_ADDR) {
|
|
|
|
kernel_size = load_elf(kernel_filename, (2 * kernel_base) - lowaddr,
|
|
|
|
NULL, 0, NULL);
|
|
|
|
}
|
2008-12-24 21:30:01 +01:00
|
|
|
if (kernel_size < 0)
|
|
|
|
kernel_size = load_aout(kernel_filename, kernel_base,
|
|
|
|
ram_size - kernel_base);
|
|
|
|
if (kernel_size < 0)
|
|
|
|
kernel_size = load_image_targphys(kernel_filename,
|
|
|
|
kernel_base,
|
|
|
|
ram_size - kernel_base);
|
2007-10-29 00:42:18 +01:00
|
|
|
if (kernel_size < 0) {
|
2009-05-08 03:35:15 +02:00
|
|
|
hw_error("qemu: could not load kernel '%s'\n",
|
2007-10-29 00:42:18 +01:00
|
|
|
kernel_filename);
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
/* load initrd */
|
|
|
|
if (initrd_filename) {
|
|
|
|
initrd_base = INITRD_LOAD_ADDR;
|
2009-04-09 22:05:49 +02:00
|
|
|
initrd_size = load_image_targphys(initrd_filename, initrd_base,
|
|
|
|
ram_size - initrd_base);
|
2007-10-29 00:42:18 +01:00
|
|
|
if (initrd_size < 0) {
|
2009-05-08 03:35:15 +02:00
|
|
|
hw_error("qemu: could not load initial ram disk '%s'\n",
|
|
|
|
initrd_filename);
|
2007-10-29 00:42:18 +01:00
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
initrd_base = 0;
|
|
|
|
initrd_size = 0;
|
|
|
|
}
|
2007-10-31 02:54:04 +01:00
|
|
|
ppc_boot_device = 'm';
|
2007-10-29 00:42:18 +01:00
|
|
|
} else {
|
|
|
|
kernel_base = 0;
|
|
|
|
kernel_size = 0;
|
|
|
|
initrd_base = 0;
|
|
|
|
initrd_size = 0;
|
2007-11-11 02:50:45 +01:00
|
|
|
ppc_boot_device = '\0';
|
2007-11-11 15:44:28 +01:00
|
|
|
for (i = 0; boot_device[i] != '\0'; i++) {
|
2007-11-11 02:50:45 +01:00
|
|
|
/* TOFIX: for now, the second IDE channel is not properly
|
2007-11-11 15:44:28 +01:00
|
|
|
* used by OHW. The Mac floppy disk are not emulated.
|
2007-11-11 02:50:45 +01:00
|
|
|
* For now, OHW cannot boot from the network.
|
|
|
|
*/
|
|
|
|
#if 0
|
2007-11-11 15:44:28 +01:00
|
|
|
if (boot_device[i] >= 'a' && boot_device[i] <= 'f') {
|
|
|
|
ppc_boot_device = boot_device[i];
|
2007-11-11 02:50:45 +01:00
|
|
|
break;
|
2007-11-11 15:44:28 +01:00
|
|
|
}
|
2007-11-11 02:50:45 +01:00
|
|
|
#else
|
2007-11-11 15:44:28 +01:00
|
|
|
if (boot_device[i] >= 'c' && boot_device[i] <= 'd') {
|
|
|
|
ppc_boot_device = boot_device[i];
|
2007-11-11 02:50:45 +01:00
|
|
|
break;
|
2007-11-11 15:44:28 +01:00
|
|
|
}
|
2007-11-11 02:50:45 +01:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
if (ppc_boot_device == '\0') {
|
2009-01-13 20:07:59 +01:00
|
|
|
fprintf(stderr, "No valid boot device for G3 Beige machine\n");
|
2007-11-11 02:50:45 +01:00
|
|
|
exit(1);
|
|
|
|
}
|
2007-10-29 00:42:18 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
isa_mem_base = 0x80000000;
|
2007-11-24 03:56:36 +01:00
|
|
|
|
2007-10-29 00:42:18 +01:00
|
|
|
/* Register 2 MB of ISA IO space */
|
|
|
|
isa_mmio_init(0xfe000000, 0x00200000);
|
|
|
|
|
|
|
|
/* XXX: we register only 1 output pin for heathrow PIC */
|
|
|
|
heathrow_irqs = qemu_mallocz(smp_cpus * sizeof(qemu_irq *));
|
|
|
|
heathrow_irqs[0] =
|
|
|
|
qemu_mallocz(smp_cpus * sizeof(qemu_irq) * 1);
|
|
|
|
/* Connect the heathrow PIC outputs to the 6xx bus */
|
|
|
|
for (i = 0; i < smp_cpus; i++) {
|
|
|
|
switch (PPC_INPUT(env)) {
|
|
|
|
case PPC_FLAGS_INPUT_6xx:
|
|
|
|
heathrow_irqs[i] = heathrow_irqs[0] + (i * 1);
|
|
|
|
heathrow_irqs[i][0] =
|
|
|
|
((qemu_irq *)env->irq_inputs)[PPC6xx_INPUT_INT];
|
|
|
|
break;
|
|
|
|
default:
|
2009-05-08 03:35:15 +02:00
|
|
|
hw_error("Bus model not supported on OldWorld Mac machine\n");
|
2007-10-29 00:42:18 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* init basic PC hardware */
|
|
|
|
if (PPC_INPUT(env) != PPC_FLAGS_INPUT_6xx) {
|
2009-05-08 03:35:15 +02:00
|
|
|
hw_error("Only 6xx bus is supported on heathrow machine\n");
|
2007-10-29 00:42:18 +01:00
|
|
|
}
|
|
|
|
pic = heathrow_pic_init(&pic_mem_index, 1, heathrow_irqs);
|
|
|
|
pci_bus = pci_grackle_init(0xfec00000, pic);
|
2009-05-13 18:56:25 +02:00
|
|
|
pci_vga_init(pci_bus, vga_bios_offset, vga_bios_size);
|
2007-11-24 03:56:36 +01:00
|
|
|
|
2009-01-14 15:47:56 +01:00
|
|
|
escc_mem_index = escc_init(0x80013000, pic[0x0f], pic[0x10], serial_hds[0],
|
2009-01-12 18:40:23 +01:00
|
|
|
serial_hds[1], ESCC_CLOCK, 4);
|
2007-11-24 03:56:36 +01:00
|
|
|
|
2009-01-13 20:47:10 +01:00
|
|
|
for(i = 0; i < nb_nics; i++)
|
2009-06-18 15:14:08 +02:00
|
|
|
pci_nic_init(&nd_table[i], "ne2k_pci", NULL);
|
2007-11-11 15:44:28 +01:00
|
|
|
|
2007-12-02 05:51:10 +01:00
|
|
|
|
|
|
|
if (drive_get_max_bus(IF_IDE) >= MAX_IDE_BUS) {
|
|
|
|
fprintf(stderr, "qemu: too many IDE bus\n");
|
|
|
|
exit(1);
|
|
|
|
}
|
2009-03-07 22:35:21 +01:00
|
|
|
|
|
|
|
/* First IDE channel is a MAC IDE on the MacIO bus */
|
2007-12-02 05:51:10 +01:00
|
|
|
index = drive_get_index(IF_IDE, 0, 0);
|
|
|
|
if (index == -1)
|
|
|
|
hd[0] = NULL;
|
|
|
|
else
|
|
|
|
hd[0] = drives_table[index].bdrv;
|
|
|
|
index = drive_get_index(IF_IDE, 0, 1);
|
|
|
|
if (index == -1)
|
|
|
|
hd[1] = NULL;
|
|
|
|
else
|
|
|
|
hd[1] = drives_table[index].bdrv;
|
2009-03-07 22:35:21 +01:00
|
|
|
dbdma = DBDMA_init(&dbdma_mem_index);
|
|
|
|
ide_mem_index[0] = -1;
|
|
|
|
ide_mem_index[1] = pmac_ide_init(hd, pic[0x0D], dbdma, 0x16, pic[0x02]);
|
2007-12-02 05:51:10 +01:00
|
|
|
|
2009-03-07 22:35:21 +01:00
|
|
|
/* Second IDE channel is a CMD646 on the PCI bus */
|
2007-12-02 05:51:10 +01:00
|
|
|
index = drive_get_index(IF_IDE, 1, 0);
|
|
|
|
if (index == -1)
|
|
|
|
hd[0] = NULL;
|
|
|
|
else
|
|
|
|
hd[0] = drives_table[index].bdrv;
|
|
|
|
index = drive_get_index(IF_IDE, 1, 1);
|
|
|
|
if (index == -1)
|
|
|
|
hd[1] = NULL;
|
|
|
|
else
|
|
|
|
hd[1] = drives_table[index].bdrv;
|
2009-03-07 22:35:21 +01:00
|
|
|
hd[3] = hd[2] = NULL;
|
|
|
|
pci_cmd646_ide_init(pci_bus, hd, 0);
|
2007-10-29 00:42:18 +01:00
|
|
|
|
|
|
|
/* cuda also initialize ADB */
|
|
|
|
cuda_init(&cuda_mem_index, pic[0x12]);
|
|
|
|
|
|
|
|
adb_kbd_init(&adb_bus);
|
|
|
|
adb_mouse_init(&adb_bus);
|
2007-11-24 03:56:36 +01:00
|
|
|
|
2009-02-07 11:48:26 +01:00
|
|
|
nvr = macio_nvram_init(&nvram_mem_index, 0x2000, 4);
|
2007-10-29 00:42:18 +01:00
|
|
|
pmac_format_nvram_partition(nvr, 0x2000);
|
|
|
|
|
2009-02-01 13:01:04 +01:00
|
|
|
macio_init(pci_bus, PCI_DEVICE_ID_APPLE_343S1201, 1, pic_mem_index,
|
|
|
|
dbdma_mem_index, cuda_mem_index, nvr, 2, ide_mem_index,
|
|
|
|
escc_mem_index);
|
2007-10-29 00:42:18 +01:00
|
|
|
|
|
|
|
if (usb_enabled) {
|
|
|
|
usb_ohci_init_pci(pci_bus, 3, -1);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (graphic_depth != 15 && graphic_depth != 32 && graphic_depth != 8)
|
|
|
|
graphic_depth = 15;
|
|
|
|
|
|
|
|
/* No PCI init: the BIOS will do it */
|
|
|
|
|
2008-12-24 21:29:16 +01:00
|
|
|
fw_cfg = fw_cfg_init(0, 0, CFG_ADDR, CFG_ADDR + 2);
|
|
|
|
fw_cfg_add_i32(fw_cfg, FW_CFG_ID, 1);
|
|
|
|
fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size);
|
|
|
|
fw_cfg_add_i16(fw_cfg, FW_CFG_MACHINE_ID, ARCH_HEATHROW);
|
2009-03-08 10:51:29 +01:00
|
|
|
fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_ADDR, kernel_base);
|
|
|
|
fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_SIZE, kernel_size);
|
|
|
|
if (kernel_cmdline) {
|
|
|
|
fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_CMDLINE, CMDLINE_ADDR);
|
|
|
|
pstrcpy_targphys(CMDLINE_ADDR, TARGET_PAGE_SIZE, kernel_cmdline);
|
|
|
|
} else {
|
|
|
|
fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_CMDLINE, 0);
|
|
|
|
}
|
|
|
|
fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_ADDR, initrd_base);
|
|
|
|
fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_SIZE, initrd_size);
|
|
|
|
fw_cfg_add_i16(fw_cfg, FW_CFG_BOOT_DEVICE, ppc_boot_device);
|
|
|
|
qemu_register_boot_set(fw_cfg_boot_set, fw_cfg);
|
2007-10-29 00:42:18 +01:00
|
|
|
}
|
|
|
|
|
2009-05-21 01:38:09 +02:00
|
|
|
static QEMUMachine heathrow_machine = {
|
2009-01-08 00:38:59 +01:00
|
|
|
.name = "g3beige",
|
2008-10-07 22:34:35 +02:00
|
|
|
.desc = "Heathrow based PowerMAC",
|
|
|
|
.init = ppc_heathrow_init,
|
2008-10-28 11:59:59 +01:00
|
|
|
.max_cpus = MAX_CPUS,
|
2009-05-22 03:41:01 +02:00
|
|
|
.is_default = 1,
|
2007-10-29 00:42:18 +01:00
|
|
|
};
|
2009-05-21 01:38:09 +02:00
|
|
|
|
|
|
|
static void heathrow_machine_init(void)
|
|
|
|
{
|
|
|
|
qemu_register_machine(&heathrow_machine);
|
|
|
|
}
|
|
|
|
|
|
|
|
machine_init(heathrow_machine_init);
|