2005-07-02 16:31:34 +02:00
|
|
|
/*
|
2008-07-22 09:07:34 +02:00
|
|
|
* QEMU Sun4u/Sun4v System Emulator
|
2007-09-16 23:08:06 +02:00
|
|
|
*
|
2005-07-02 16:31:34 +02:00
|
|
|
* Copyright (c) 2005 Fabrice Bellard
|
2007-09-16 23:08:06 +02:00
|
|
|
*
|
2005-07-02 16:31:34 +02:00
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
2016-01-26 19:16:59 +01:00
|
|
|
#include "qemu/osdep.h"
|
include/qemu/osdep.h: Don't include qapi/error.h
Commit 57cb38b included qapi/error.h into qemu/osdep.h to get the
Error typedef. Since then, we've moved to include qemu/osdep.h
everywhere. Its file comment explains: "To avoid getting into
possible circular include dependencies, this file should not include
any other QEMU headers, with the exceptions of config-host.h,
compiler.h, os-posix.h and os-win32.h, all of which are doing a
similar job to this file and are under similar constraints."
qapi/error.h doesn't do a similar job, and it doesn't adhere to
similar constraints: it includes qapi-types.h. That's in excess of
100KiB of crap most .c files don't actually need.
Add the typedef to qemu/typedefs.h, and include that instead of
qapi/error.h. Include qapi/error.h in .c files that need it and don't
get it now. Include qapi-types.h in qom/object.h for uint16List.
Update scripts/clean-includes accordingly. Update it further to match
reality: replace config.h by config-target.h, add sysemu/os-posix.h,
sysemu/os-win32.h. Update the list of includes in the qemu/osdep.h
comment quoted above similarly.
This reduces the number of objects depending on qapi/error.h from "all
of them" to less than a third. Unfortunately, the number depending on
qapi-types.h shrinks only a little. More work is needed for that one.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
[Fix compilation without the spice devel packages. - Paolo]
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2016-03-14 09:01:28 +01:00
|
|
|
#include "qapi/error.h"
|
2016-01-19 21:51:44 +01:00
|
|
|
#include "qemu-common.h"
|
|
|
|
#include "cpu.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/hw.h"
|
|
|
|
#include "hw/pci/pci.h"
|
2017-12-21 08:32:57 +01:00
|
|
|
#include "hw/pci/pci_bridge.h"
|
2017-06-11 11:12:08 +02:00
|
|
|
#include "hw/pci/pci_bus.h"
|
2013-02-05 17:06:20 +01:00
|
|
|
#include "hw/pci-host/apb.h"
|
|
|
|
#include "hw/i386/pc.h"
|
|
|
|
#include "hw/char/serial.h"
|
|
|
|
#include "hw/timer/m48t59.h"
|
|
|
|
#include "hw/block/fdc.h"
|
2012-10-24 08:43:34 +02:00
|
|
|
#include "net/net.h"
|
2012-12-17 18:20:00 +01:00
|
|
|
#include "qemu/timer.h"
|
2012-12-17 18:20:04 +01:00
|
|
|
#include "sysemu/sysemu.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/boards.h"
|
2016-10-18 22:46:44 +02:00
|
|
|
#include "hw/nvram/sun_nvram.h"
|
2016-10-18 22:46:41 +02:00
|
|
|
#include "hw/nvram/chrp_nvram.h"
|
2016-09-29 14:02:19 +02:00
|
|
|
#include "hw/sparc/sparc64.h"
|
2013-02-05 17:06:20 +01:00
|
|
|
#include "hw/nvram/fw_cfg.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/sysbus.h"
|
|
|
|
#include "hw/ide.h"
|
2017-06-11 11:12:08 +02:00
|
|
|
#include "hw/ide/pci.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/loader.h"
|
2009-09-20 16:58:02 +02:00
|
|
|
#include "elf.h"
|
2017-12-21 08:32:57 +01:00
|
|
|
#include "trace.h"
|
2016-03-20 18:16:19 +01:00
|
|
|
#include "qemu/cutils.h"
|
2005-07-02 16:31:34 +02:00
|
|
|
|
2005-07-23 16:27:54 +02:00
|
|
|
#define KERNEL_LOAD_ADDR 0x00404000
|
|
|
|
#define CMDLINE_ADDR 0x003ff000
|
2008-04-27 17:29:18 +02:00
|
|
|
#define PROM_SIZE_MAX (4 * 1024 * 1024)
|
2007-10-06 13:28:21 +02:00
|
|
|
#define PROM_VADDR 0x000ffd00000ULL
|
2005-07-23 16:27:54 +02:00
|
|
|
#define APB_SPECIAL_BASE 0x1fe00000000ULL
|
2007-10-06 13:28:21 +02:00
|
|
|
#define APB_MEM_BASE 0x1ff00000000ULL
|
2010-05-25 14:09:03 +02:00
|
|
|
#define APB_PCI_IO_BASE (APB_SPECIAL_BASE + 0x02000000ULL)
|
2007-10-06 13:28:21 +02:00
|
|
|
#define PROM_FILENAME "openbios-sparc64"
|
2005-07-23 16:27:54 +02:00
|
|
|
#define NVRAM_SIZE 0x2000
|
2007-12-02 05:51:10 +01:00
|
|
|
#define MAX_IDE_BUS 2
|
2008-09-18 20:27:29 +02:00
|
|
|
#define BIOS_CFG_IOPORT 0x510
|
2009-08-08 12:44:56 +02:00
|
|
|
#define FW_CFG_SPARC64_WIDTH (FW_CFG_ARCH_LOCAL + 0x00)
|
|
|
|
#define FW_CFG_SPARC64_HEIGHT (FW_CFG_ARCH_LOCAL + 0x01)
|
|
|
|
#define FW_CFG_SPARC64_DEPTH (FW_CFG_ARCH_LOCAL + 0x02)
|
2005-07-02 16:31:34 +02:00
|
|
|
|
2013-04-27 07:55:11 +02:00
|
|
|
#define IVEC_MAX 0x40
|
2008-09-22 21:50:28 +02:00
|
|
|
|
2008-07-22 09:07:34 +02:00
|
|
|
struct hwdef {
|
2008-09-18 20:33:18 +02:00
|
|
|
uint16_t machine_id;
|
2008-09-26 21:48:58 +02:00
|
|
|
uint64_t prom_addr;
|
|
|
|
uint64_t console_serial_base;
|
2008-07-22 09:07:34 +02:00
|
|
|
};
|
|
|
|
|
2011-08-08 15:09:22 +02:00
|
|
|
typedef struct EbusState {
|
2017-12-21 08:32:57 +01:00
|
|
|
/*< private >*/
|
|
|
|
PCIDevice parent_obj;
|
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
ISABus *isa_bus;
|
2017-12-21 08:32:57 +01:00
|
|
|
qemu_irq isa_bus_irqs[ISA_NUM_IRQS];
|
2017-12-21 08:32:57 +01:00
|
|
|
uint64_t console_serial_base;
|
2011-08-08 15:09:22 +02:00
|
|
|
MemoryRegion bar0;
|
|
|
|
MemoryRegion bar1;
|
|
|
|
} EbusState;
|
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
#define TYPE_EBUS "ebus"
|
|
|
|
#define EBUS(obj) OBJECT_CHECK(EbusState, (obj), TYPE_EBUS)
|
|
|
|
|
2016-02-03 17:28:55 +01:00
|
|
|
void DMA_init(ISABus *bus, int high_page_enable)
|
2010-05-22 10:00:52 +02:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2014-12-03 20:04:02 +01:00
|
|
|
static void fw_cfg_boot_set(void *opaque, const char *boot_device,
|
|
|
|
Error **errp)
|
2008-06-20 18:25:56 +02:00
|
|
|
{
|
2015-06-08 20:10:45 +02:00
|
|
|
fw_cfg_modify_i16(opaque, FW_CFG_BOOT_DEVICE, boot_device[0]);
|
2008-06-20 18:25:56 +02:00
|
|
|
}
|
|
|
|
|
2015-03-02 23:23:27 +01:00
|
|
|
static int sun4u_NVRAM_set_params(Nvram *nvram, uint16_t NVRAM_size,
|
2010-02-07 09:05:03 +01:00
|
|
|
const char *arch, ram_addr_t RAM_size,
|
|
|
|
const char *boot_devices,
|
|
|
|
uint32_t kernel_image, uint32_t kernel_size,
|
|
|
|
const char *cmdline,
|
|
|
|
uint32_t initrd_image, uint32_t initrd_size,
|
|
|
|
uint32_t NVRAM_image,
|
|
|
|
int width, int height, int depth,
|
|
|
|
const uint8_t *macaddr)
|
2005-07-23 16:27:54 +02:00
|
|
|
{
|
2007-05-01 16:16:52 +02:00
|
|
|
unsigned int i;
|
2016-10-18 22:46:41 +02:00
|
|
|
int sysp_end;
|
2007-11-14 20:35:16 +01:00
|
|
|
uint8_t image[0x1ff0];
|
2015-03-02 23:23:27 +01:00
|
|
|
NvramClass *k = NVRAM_GET_CLASS(nvram);
|
2007-11-14 20:35:16 +01:00
|
|
|
|
|
|
|
memset(image, '\0', sizeof(image));
|
|
|
|
|
2016-10-18 22:46:41 +02:00
|
|
|
/* OpenBIOS nvram variables partition */
|
|
|
|
sysp_end = chrp_nvram_create_system_partition(image, 0);
|
2005-07-23 16:27:54 +02:00
|
|
|
|
2016-10-18 22:46:41 +02:00
|
|
|
/* Free space partition */
|
|
|
|
chrp_nvram_create_free_partition(&image[sysp_end], 0x1fd0 - sysp_end);
|
2007-11-14 20:35:16 +01:00
|
|
|
|
2008-07-15 16:54:01 +02:00
|
|
|
Sun_init_header((struct Sun_nvram *)&image[0x1fd8], macaddr, 0x80);
|
|
|
|
|
2015-03-02 23:23:27 +01:00
|
|
|
for (i = 0; i < sizeof(image); i++) {
|
|
|
|
(k->write)(nvram, i, image[i]);
|
|
|
|
}
|
2007-05-01 16:16:52 +02:00
|
|
|
|
2005-07-23 16:27:54 +02:00
|
|
|
return 0;
|
2005-07-02 16:31:34 +02:00
|
|
|
}
|
2012-05-12 19:20:52 +02:00
|
|
|
|
|
|
|
static uint64_t sun4u_load_kernel(const char *kernel_filename,
|
|
|
|
const char *initrd_filename,
|
|
|
|
ram_addr_t RAM_size, uint64_t *initrd_size,
|
|
|
|
uint64_t *initrd_addr, uint64_t *kernel_addr,
|
|
|
|
uint64_t *kernel_entry)
|
2009-07-21 12:49:47 +02:00
|
|
|
{
|
|
|
|
int linux_boot;
|
|
|
|
unsigned int i;
|
|
|
|
long kernel_size;
|
2010-01-24 22:18:00 +01:00
|
|
|
uint8_t *ptr;
|
2012-05-12 19:20:52 +02:00
|
|
|
uint64_t kernel_top;
|
2009-07-21 12:49:47 +02:00
|
|
|
|
|
|
|
linux_boot = (kernel_filename != NULL);
|
|
|
|
|
|
|
|
kernel_size = 0;
|
|
|
|
if (linux_boot) {
|
2009-09-20 16:58:02 +02:00
|
|
|
int bswap_needed;
|
|
|
|
|
|
|
|
#ifdef BSWAP_NEEDED
|
|
|
|
bswap_needed = 1;
|
|
|
|
#else
|
|
|
|
bswap_needed = 0;
|
|
|
|
#endif
|
2012-05-12 19:20:52 +02:00
|
|
|
kernel_size = load_elf(kernel_filename, NULL, NULL, kernel_entry,
|
2016-03-04 12:30:21 +01:00
|
|
|
kernel_addr, &kernel_top, 1, EM_SPARCV9, 0, 0);
|
2012-05-12 19:20:52 +02:00
|
|
|
if (kernel_size < 0) {
|
|
|
|
*kernel_addr = KERNEL_LOAD_ADDR;
|
|
|
|
*kernel_entry = KERNEL_LOAD_ADDR;
|
2009-07-21 12:49:47 +02:00
|
|
|
kernel_size = load_aout(kernel_filename, KERNEL_LOAD_ADDR,
|
2009-09-20 16:58:02 +02:00
|
|
|
RAM_size - KERNEL_LOAD_ADDR, bswap_needed,
|
|
|
|
TARGET_PAGE_SIZE);
|
2012-05-12 19:20:52 +02:00
|
|
|
}
|
|
|
|
if (kernel_size < 0) {
|
2009-07-21 12:49:47 +02:00
|
|
|
kernel_size = load_image_targphys(kernel_filename,
|
|
|
|
KERNEL_LOAD_ADDR,
|
|
|
|
RAM_size - KERNEL_LOAD_ADDR);
|
2012-05-12 19:20:52 +02:00
|
|
|
}
|
2009-07-21 12:49:47 +02:00
|
|
|
if (kernel_size < 0) {
|
|
|
|
fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
|
|
|
kernel_filename);
|
|
|
|
exit(1);
|
|
|
|
}
|
2012-05-12 19:20:52 +02:00
|
|
|
/* load initrd above kernel */
|
2009-07-21 12:49:47 +02:00
|
|
|
*initrd_size = 0;
|
|
|
|
if (initrd_filename) {
|
2012-05-12 19:20:52 +02:00
|
|
|
*initrd_addr = TARGET_PAGE_ALIGN(kernel_top);
|
|
|
|
|
2009-07-21 12:49:47 +02:00
|
|
|
*initrd_size = load_image_targphys(initrd_filename,
|
2012-05-12 19:20:52 +02:00
|
|
|
*initrd_addr,
|
|
|
|
RAM_size - *initrd_addr);
|
|
|
|
if ((int)*initrd_size < 0) {
|
2009-07-21 12:49:47 +02:00
|
|
|
fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
|
|
|
initrd_filename);
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (*initrd_size > 0) {
|
|
|
|
for (i = 0; i < 64 * TARGET_PAGE_SIZE; i += TARGET_PAGE_SIZE) {
|
2012-05-12 19:20:52 +02:00
|
|
|
ptr = rom_ptr(*kernel_addr + i);
|
2010-01-24 22:18:00 +01:00
|
|
|
if (ldl_p(ptr + 8) == 0x48647253) { /* HdrS */
|
2012-05-12 19:20:52 +02:00
|
|
|
stl_p(ptr + 24, *initrd_addr + *kernel_addr);
|
2010-01-24 22:18:00 +01:00
|
|
|
stl_p(ptr + 28, *initrd_size);
|
2009-07-21 12:49:47 +02:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return kernel_size;
|
|
|
|
}
|
2005-07-02 16:31:34 +02:00
|
|
|
|
2008-09-26 21:48:58 +02:00
|
|
|
typedef struct ResetData {
|
2012-05-03 03:41:16 +02:00
|
|
|
SPARCCPU *cpu;
|
2009-11-07 11:05:03 +01:00
|
|
|
uint64_t prom_addr;
|
2008-09-26 21:48:58 +02:00
|
|
|
} ResetData;
|
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
static void ebus_isa_irq_handler(void *opaque, int n, int level)
|
2009-08-28 21:04:13 +02:00
|
|
|
{
|
2017-12-21 08:32:57 +01:00
|
|
|
EbusState *s = EBUS(opaque);
|
|
|
|
qemu_irq irq = s->isa_bus_irqs[n];
|
|
|
|
|
|
|
|
/* Pass ISA bus IRQs onto their gpio equivalent */
|
2017-12-21 08:32:57 +01:00
|
|
|
trace_ebus_isa_irq_handler(n, level);
|
2017-12-21 08:32:57 +01:00
|
|
|
if (irq) {
|
|
|
|
qemu_set_irq(irq, level);
|
2012-03-10 21:37:00 +01:00
|
|
|
}
|
2009-08-28 21:04:13 +02:00
|
|
|
}
|
|
|
|
|
2009-01-10 12:33:32 +01:00
|
|
|
/* EBUS (Eight bit bus) bridge */
|
2017-12-21 08:32:57 +01:00
|
|
|
static void ebus_realize(PCIDevice *pci_dev, Error **errp)
|
2009-07-12 10:54:49 +02:00
|
|
|
{
|
2017-12-21 08:32:57 +01:00
|
|
|
EbusState *s = EBUS(pci_dev);
|
2017-12-21 08:32:57 +01:00
|
|
|
DeviceState *dev;
|
2017-12-21 08:32:57 +01:00
|
|
|
qemu_irq *isa_irq;
|
2017-12-21 08:32:57 +01:00
|
|
|
DriveInfo *fd[MAX_FD];
|
|
|
|
int i;
|
2011-08-08 15:09:22 +02:00
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
s->isa_bus = isa_bus_new(DEVICE(pci_dev), get_system_memory(),
|
|
|
|
pci_address_space_io(pci_dev), errp);
|
|
|
|
if (!s->isa_bus) {
|
|
|
|
error_setg(errp, "unable to instantiate EBUS ISA bus");
|
isa: Clean up error handling around isa_bus_new()
We can have at most one ISA bus. If you try to create another one,
isa_bus_new() complains to stderr and returns null.
isa_bus_new() is called in two contexts, machine's init() and device's
realize() methods. Since complaining to stderr is not proper in the
latter context, convert isa_bus_new() to Error.
Machine's init():
* mips_jazz_init(), called from the init() methods of machines
"magnum" and "pica"
* mips_r4k_init(), the init() method of machine "mips"
* pc_init1() called from the init() methods of non-q35 PC machines
* typhoon_init(), called from clipper_init(), the init() method of
machine "clipper"
These callers always create the first ISA bus, hence isa_bus_new()
can't fail. Simply pass &error_abort.
Device's realize():
* i82378_realize(), of PCI device "i82378"
* ich9_lpc_realize(), of PCI device "ICH9-LPC"
* pci_ebus_realize(), of PCI device "ebus"
* piix3_realize(), of PCI device "pci-piix3", abstract parent of
"PIIX3" and "PIIX3-xen"
* piix4_realize(), of PCI device "PIIX4"
* vt82c686b_realize(), of PCI device "VT82C686B"
Propagate the error. Note that these devices are typically created
only by machine init() methods with qdev_init_nofail() or similar. If
we screwed up and created an ISA bus before that call, we now give up
right away. Before, we'd hobble on, and typically die in
isa_bus_irqs(). Similar if someone finds a way to hot-plug one of
these critters.
Cc: Richard Henderson <rth@twiddle.net>
Cc: "Michael S. Tsirkin" <mst@redhat.com>
Cc: "Hervé Poussineau" <hpoussin@reactos.org>
Cc: Aurelien Jarno <aurelien@aurel32.net>
Cc: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Signed-off-by: Markus Armbruster <armbru@pond.sub.org>
Reviewed-by: Marcel Apfelbaum <marcel@redhat.com>
Reviewed-by: Hervé Poussineau <hpoussin@reactos.org>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Message-Id: <1450370121-5768-11-git-send-email-armbru@redhat.com>
2015-12-17 17:35:18 +01:00
|
|
|
return;
|
|
|
|
}
|
2011-08-08 15:09:22 +02:00
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
/* ISA bus */
|
|
|
|
isa_irq = qemu_allocate_irqs(ebus_isa_irq_handler, s, ISA_NUM_IRQS);
|
2017-12-21 08:32:57 +01:00
|
|
|
isa_bus_irqs(s->isa_bus, isa_irq);
|
2017-12-21 08:32:57 +01:00
|
|
|
qdev_init_gpio_out_named(DEVICE(s), s->isa_bus_irqs, "isa-irq",
|
|
|
|
ISA_NUM_IRQS);
|
2017-12-21 08:32:57 +01:00
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
/* Serial ports */
|
|
|
|
i = 0;
|
|
|
|
if (s->console_serial_base) {
|
|
|
|
serial_mm_init(pci_address_space(pci_dev), s->console_serial_base,
|
|
|
|
0, NULL, 115200, serial_hds[i], DEVICE_BIG_ENDIAN);
|
|
|
|
i++;
|
|
|
|
}
|
|
|
|
serial_hds_isa_init(s->isa_bus, i, MAX_SERIAL_PORTS);
|
|
|
|
|
|
|
|
/* Parallel ports */
|
|
|
|
parallel_hds_isa_init(s->isa_bus, MAX_PARALLEL_PORTS);
|
|
|
|
|
|
|
|
/* Keyboard */
|
|
|
|
isa_create_simple(s->isa_bus, "i8042");
|
|
|
|
|
|
|
|
/* Floppy */
|
|
|
|
for (i = 0; i < MAX_FD; i++) {
|
|
|
|
fd[i] = drive_get(IF_FLOPPY, 0, i);
|
|
|
|
}
|
|
|
|
dev = DEVICE(isa_create(s->isa_bus, TYPE_ISA_FDC));
|
|
|
|
if (fd[0]) {
|
|
|
|
qdev_prop_set_drive(dev, "driveA", blk_by_legacy_dinfo(fd[0]),
|
|
|
|
&error_abort);
|
|
|
|
}
|
|
|
|
if (fd[1]) {
|
|
|
|
qdev_prop_set_drive(dev, "driveB", blk_by_legacy_dinfo(fd[1]),
|
|
|
|
&error_abort);
|
|
|
|
}
|
|
|
|
qdev_prop_set_uint32(dev, "dma", -1);
|
|
|
|
qdev_init_nofail(dev);
|
|
|
|
|
|
|
|
/* PCI */
|
2011-08-08 15:09:22 +02:00
|
|
|
pci_dev->config[0x04] = 0x06; // command = bus master, pci mem
|
|
|
|
pci_dev->config[0x05] = 0x00;
|
|
|
|
pci_dev->config[0x06] = 0xa0; // status = fast back-to-back, 66MHz, no error
|
|
|
|
pci_dev->config[0x07] = 0x03; // status = medium devsel
|
|
|
|
pci_dev->config[0x09] = 0x00; // programming i/f
|
|
|
|
pci_dev->config[0x0D] = 0x0a; // latency_timer
|
|
|
|
|
2013-07-22 15:54:23 +02:00
|
|
|
memory_region_init_alias(&s->bar0, OBJECT(s), "bar0", get_system_io(),
|
|
|
|
0, 0x1000000);
|
2011-08-08 15:09:31 +02:00
|
|
|
pci_register_bar(pci_dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->bar0);
|
2013-07-22 15:54:23 +02:00
|
|
|
memory_region_init_alias(&s->bar1, OBJECT(s), "bar1", get_system_io(),
|
2015-03-02 23:23:27 +01:00
|
|
|
0, 0x4000);
|
2014-08-04 19:13:11 +02:00
|
|
|
pci_register_bar(pci_dev, 1, PCI_BASE_ADDRESS_SPACE_IO, &s->bar1);
|
2009-01-10 12:33:32 +01:00
|
|
|
}
|
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
static Property ebus_properties[] = {
|
|
|
|
DEFINE_PROP_UINT64("console-serial-base", EbusState,
|
|
|
|
console_serial_base, 0),
|
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
2011-12-04 19:22:06 +01:00
|
|
|
static void ebus_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
|
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
2017-12-21 08:32:57 +01:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
2011-12-04 19:22:06 +01:00
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
k->realize = ebus_realize;
|
2011-12-04 19:22:06 +01:00
|
|
|
k->vendor_id = PCI_VENDOR_ID_SUN;
|
|
|
|
k->device_id = PCI_DEVICE_ID_SUN_EBUS;
|
|
|
|
k->revision = 0x01;
|
|
|
|
k->class_id = PCI_CLASS_BRIDGE_OTHER;
|
2017-12-21 08:32:57 +01:00
|
|
|
dc->props = ebus_properties;
|
2011-12-04 19:22:06 +01:00
|
|
|
}
|
|
|
|
|
2013-01-10 16:19:07 +01:00
|
|
|
static const TypeInfo ebus_info = {
|
2017-12-21 08:32:57 +01:00
|
|
|
.name = TYPE_EBUS,
|
2011-12-08 04:34:16 +01:00
|
|
|
.parent = TYPE_PCI_DEVICE,
|
|
|
|
.class_init = ebus_class_init,
|
2017-12-21 08:32:57 +01:00
|
|
|
.instance_size = sizeof(EbusState),
|
2017-09-27 21:56:34 +02:00
|
|
|
.interfaces = (InterfaceInfo[]) {
|
|
|
|
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
|
|
|
{ },
|
|
|
|
},
|
2009-07-12 10:54:49 +02:00
|
|
|
};
|
|
|
|
|
2013-07-27 13:48:18 +02:00
|
|
|
#define TYPE_OPENPROM "openprom"
|
|
|
|
#define OPENPROM(obj) OBJECT_CHECK(PROMState, (obj), TYPE_OPENPROM)
|
|
|
|
|
2011-10-03 14:31:12 +02:00
|
|
|
typedef struct PROMState {
|
2013-07-27 13:48:18 +02:00
|
|
|
SysBusDevice parent_obj;
|
|
|
|
|
2011-10-03 14:31:12 +02:00
|
|
|
MemoryRegion prom;
|
|
|
|
} PROMState;
|
|
|
|
|
2010-03-14 21:20:59 +01:00
|
|
|
static uint64_t translate_prom_address(void *opaque, uint64_t addr)
|
|
|
|
{
|
2012-10-23 12:30:10 +02:00
|
|
|
hwaddr *base_addr = (hwaddr *)opaque;
|
2010-03-14 21:20:59 +01:00
|
|
|
return addr + *base_addr - PROM_VADDR;
|
|
|
|
}
|
|
|
|
|
2009-07-21 11:58:02 +02:00
|
|
|
/* Boot PROM (OpenBIOS) */
|
2012-10-23 12:30:10 +02:00
|
|
|
static void prom_init(hwaddr addr, const char *bios_name)
|
2009-07-21 11:58:02 +02:00
|
|
|
{
|
|
|
|
DeviceState *dev;
|
|
|
|
SysBusDevice *s;
|
|
|
|
char *filename;
|
|
|
|
int ret;
|
|
|
|
|
2013-07-27 13:48:18 +02:00
|
|
|
dev = qdev_create(NULL, TYPE_OPENPROM);
|
2009-10-07 01:15:58 +02:00
|
|
|
qdev_init_nofail(dev);
|
2013-01-20 02:47:33 +01:00
|
|
|
s = SYS_BUS_DEVICE(dev);
|
2009-07-21 11:58:02 +02:00
|
|
|
|
|
|
|
sysbus_mmio_map(s, 0, addr);
|
|
|
|
|
|
|
|
/* load boot prom */
|
|
|
|
if (bios_name == NULL) {
|
|
|
|
bios_name = PROM_FILENAME;
|
|
|
|
}
|
|
|
|
filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
|
|
|
|
if (filename) {
|
2010-03-14 21:20:59 +01:00
|
|
|
ret = load_elf(filename, translate_prom_address, &addr,
|
2016-03-04 12:30:21 +01:00
|
|
|
NULL, NULL, NULL, 1, EM_SPARCV9, 0, 0);
|
2009-07-21 11:58:02 +02:00
|
|
|
if (ret < 0 || ret > PROM_SIZE_MAX) {
|
|
|
|
ret = load_image_targphys(filename, addr, PROM_SIZE_MAX);
|
|
|
|
}
|
2011-08-21 05:09:37 +02:00
|
|
|
g_free(filename);
|
2009-07-21 11:58:02 +02:00
|
|
|
} else {
|
|
|
|
ret = -1;
|
|
|
|
}
|
|
|
|
if (ret < 0 || ret > PROM_SIZE_MAX) {
|
|
|
|
fprintf(stderr, "qemu: could not load prom '%s'\n", bios_name);
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2017-05-25 15:34:51 +02:00
|
|
|
static void prom_init1(Object *obj)
|
2009-07-21 11:58:02 +02:00
|
|
|
{
|
2017-05-25 15:34:51 +02:00
|
|
|
PROMState *s = OPENPROM(obj);
|
|
|
|
SysBusDevice *dev = SYS_BUS_DEVICE(obj);
|
2009-07-21 11:58:02 +02:00
|
|
|
|
2017-07-07 16:42:49 +02:00
|
|
|
memory_region_init_ram_nomigrate(&s->prom, obj, "sun4u.prom", PROM_SIZE_MAX,
|
Fix bad error handling after memory_region_init_ram()
Symptom:
$ qemu-system-x86_64 -m 10000000
Unexpected error in ram_block_add() at /work/armbru/qemu/exec.c:1456:
upstream-qemu: cannot set up guest memory 'pc.ram': Cannot allocate memory
Aborted (core dumped)
Root cause: commit ef701d7 screwed up handling of out-of-memory
conditions. Before the commit, we report the error and exit(1), in
one place, ram_block_add(). The commit lifts the error handling up
the call chain some, to three places. Fine. Except it uses
&error_abort in these places, changing the behavior from exit(1) to
abort(), and thus undoing the work of commit 3922825 "exec: Don't
abort when we can't allocate guest memory".
The three places are:
* memory_region_init_ram()
Commit 4994653 (right after commit ef701d7) lifted the error
handling further, through memory_region_init_ram(), multiplying the
incorrect use of &error_abort. Later on, imitation of existing
(bad) code may have created more.
* memory_region_init_ram_ptr()
The &error_abort is still there.
* memory_region_init_rom_device()
Doesn't need fixing, because commit 33e0eb5 (soon after commit
ef701d7) lifted the error handling further, and in the process
changed it from &error_abort to passing it up the call chain.
Correct, because the callers are realize() methods.
Fix the error handling after memory_region_init_ram() with a
Coccinelle semantic patch:
@r@
expression mr, owner, name, size, err;
position p;
@@
memory_region_init_ram(mr, owner, name, size,
(
- &error_abort
+ &error_fatal
|
err@p
)
);
@script:python@
p << r.p;
@@
print "%s:%s:%s" % (p[0].file, p[0].line, p[0].column)
When the last argument is &error_abort, it gets replaced by
&error_fatal. This is the fix.
If the last argument is anything else, its position is reported. This
lets us check the fix is complete. Four positions get reported:
* ram_backend_memory_alloc()
Error is passed up the call chain, ultimately through
user_creatable_complete(). As far as I can tell, it's callers all
handle the error sanely.
* fsl_imx25_realize(), fsl_imx31_realize(), dp8393x_realize()
DeviceClass.realize() methods, errors handled sanely further up the
call chain.
We're good. Test case again behaves:
$ qemu-system-x86_64 -m 10000000
qemu-system-x86_64: cannot set up guest memory 'pc.ram': Cannot allocate memory
[Exit 1 ]
The next commits will repair the rest of commit ef701d7's damage.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Message-Id: <1441983105-26376-3-git-send-email-armbru@redhat.com>
Reviewed-by: Peter Crosthwaite <crosthwaite.peter@gmail.com>
2015-09-11 16:51:43 +02:00
|
|
|
&error_fatal);
|
2011-12-20 14:59:12 +01:00
|
|
|
vmstate_register_ram_global(&s->prom);
|
2011-10-03 14:31:12 +02:00
|
|
|
memory_region_set_readonly(&s->prom, true);
|
2011-11-27 10:38:10 +01:00
|
|
|
sysbus_init_mmio(dev, &s->prom);
|
2009-07-21 11:58:02 +02:00
|
|
|
}
|
|
|
|
|
2012-01-24 20:12:29 +01:00
|
|
|
static Property prom_properties[] = {
|
|
|
|
{/* end of property list */},
|
|
|
|
};
|
|
|
|
|
|
|
|
static void prom_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
2011-12-08 04:34:16 +01:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
2012-01-24 20:12:29 +01:00
|
|
|
|
2011-12-08 04:34:16 +01:00
|
|
|
dc->props = prom_properties;
|
2012-01-24 20:12:29 +01:00
|
|
|
}
|
|
|
|
|
2013-01-10 16:19:07 +01:00
|
|
|
static const TypeInfo prom_info = {
|
2013-07-27 13:48:18 +02:00
|
|
|
.name = TYPE_OPENPROM,
|
2011-12-08 04:34:16 +01:00
|
|
|
.parent = TYPE_SYS_BUS_DEVICE,
|
|
|
|
.instance_size = sizeof(PROMState),
|
|
|
|
.class_init = prom_class_init,
|
2017-05-25 15:34:51 +02:00
|
|
|
.instance_init = prom_init1,
|
2009-07-21 11:58:02 +02:00
|
|
|
};
|
|
|
|
|
2009-07-21 12:04:47 +02:00
|
|
|
|
2013-07-27 13:50:51 +02:00
|
|
|
#define TYPE_SUN4U_MEMORY "memory"
|
|
|
|
#define SUN4U_RAM(obj) OBJECT_CHECK(RamDevice, (obj), TYPE_SUN4U_MEMORY)
|
|
|
|
|
|
|
|
typedef struct RamDevice {
|
|
|
|
SysBusDevice parent_obj;
|
|
|
|
|
2011-10-03 14:31:12 +02:00
|
|
|
MemoryRegion ram;
|
2009-07-21 13:20:11 +02:00
|
|
|
uint64_t size;
|
2009-07-21 12:04:47 +02:00
|
|
|
} RamDevice;
|
|
|
|
|
|
|
|
/* System RAM */
|
2017-05-25 15:34:51 +02:00
|
|
|
static void ram_realize(DeviceState *dev, Error **errp)
|
2009-07-21 12:04:47 +02:00
|
|
|
{
|
2013-07-27 13:50:51 +02:00
|
|
|
RamDevice *d = SUN4U_RAM(dev);
|
2017-05-25 15:34:51 +02:00
|
|
|
SysBusDevice *sbd = SYS_BUS_DEVICE(dev);
|
2009-07-21 12:04:47 +02:00
|
|
|
|
2017-07-07 16:42:49 +02:00
|
|
|
memory_region_init_ram_nomigrate(&d->ram, OBJECT(d), "sun4u.ram", d->size,
|
Fix bad error handling after memory_region_init_ram()
Symptom:
$ qemu-system-x86_64 -m 10000000
Unexpected error in ram_block_add() at /work/armbru/qemu/exec.c:1456:
upstream-qemu: cannot set up guest memory 'pc.ram': Cannot allocate memory
Aborted (core dumped)
Root cause: commit ef701d7 screwed up handling of out-of-memory
conditions. Before the commit, we report the error and exit(1), in
one place, ram_block_add(). The commit lifts the error handling up
the call chain some, to three places. Fine. Except it uses
&error_abort in these places, changing the behavior from exit(1) to
abort(), and thus undoing the work of commit 3922825 "exec: Don't
abort when we can't allocate guest memory".
The three places are:
* memory_region_init_ram()
Commit 4994653 (right after commit ef701d7) lifted the error
handling further, through memory_region_init_ram(), multiplying the
incorrect use of &error_abort. Later on, imitation of existing
(bad) code may have created more.
* memory_region_init_ram_ptr()
The &error_abort is still there.
* memory_region_init_rom_device()
Doesn't need fixing, because commit 33e0eb5 (soon after commit
ef701d7) lifted the error handling further, and in the process
changed it from &error_abort to passing it up the call chain.
Correct, because the callers are realize() methods.
Fix the error handling after memory_region_init_ram() with a
Coccinelle semantic patch:
@r@
expression mr, owner, name, size, err;
position p;
@@
memory_region_init_ram(mr, owner, name, size,
(
- &error_abort
+ &error_fatal
|
err@p
)
);
@script:python@
p << r.p;
@@
print "%s:%s:%s" % (p[0].file, p[0].line, p[0].column)
When the last argument is &error_abort, it gets replaced by
&error_fatal. This is the fix.
If the last argument is anything else, its position is reported. This
lets us check the fix is complete. Four positions get reported:
* ram_backend_memory_alloc()
Error is passed up the call chain, ultimately through
user_creatable_complete(). As far as I can tell, it's callers all
handle the error sanely.
* fsl_imx25_realize(), fsl_imx31_realize(), dp8393x_realize()
DeviceClass.realize() methods, errors handled sanely further up the
call chain.
We're good. Test case again behaves:
$ qemu-system-x86_64 -m 10000000
qemu-system-x86_64: cannot set up guest memory 'pc.ram': Cannot allocate memory
[Exit 1 ]
The next commits will repair the rest of commit ef701d7's damage.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Message-Id: <1441983105-26376-3-git-send-email-armbru@redhat.com>
Reviewed-by: Peter Crosthwaite <crosthwaite.peter@gmail.com>
2015-09-11 16:51:43 +02:00
|
|
|
&error_fatal);
|
2011-12-20 14:59:12 +01:00
|
|
|
vmstate_register_ram_global(&d->ram);
|
2017-05-25 15:34:51 +02:00
|
|
|
sysbus_init_mmio(sbd, &d->ram);
|
2009-07-21 12:04:47 +02:00
|
|
|
}
|
|
|
|
|
2012-10-23 12:30:10 +02:00
|
|
|
static void ram_init(hwaddr addr, ram_addr_t RAM_size)
|
2009-07-21 12:04:47 +02:00
|
|
|
{
|
|
|
|
DeviceState *dev;
|
|
|
|
SysBusDevice *s;
|
|
|
|
RamDevice *d;
|
|
|
|
|
|
|
|
/* allocate RAM */
|
2013-07-27 13:50:51 +02:00
|
|
|
dev = qdev_create(NULL, TYPE_SUN4U_MEMORY);
|
2013-01-20 02:47:33 +01:00
|
|
|
s = SYS_BUS_DEVICE(dev);
|
2009-07-21 12:04:47 +02:00
|
|
|
|
2013-07-27 13:50:51 +02:00
|
|
|
d = SUN4U_RAM(dev);
|
2009-07-21 12:04:47 +02:00
|
|
|
d->size = RAM_size;
|
2009-10-07 01:15:58 +02:00
|
|
|
qdev_init_nofail(dev);
|
2009-07-21 12:04:47 +02:00
|
|
|
|
|
|
|
sysbus_mmio_map(s, 0, addr);
|
|
|
|
}
|
|
|
|
|
2012-01-24 20:12:29 +01:00
|
|
|
static Property ram_properties[] = {
|
|
|
|
DEFINE_PROP_UINT64("size", RamDevice, size, 0),
|
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
|
|
|
static void ram_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
2011-12-08 04:34:16 +01:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
2012-01-24 20:12:29 +01:00
|
|
|
|
2017-05-25 15:34:51 +02:00
|
|
|
dc->realize = ram_realize;
|
2011-12-08 04:34:16 +01:00
|
|
|
dc->props = ram_properties;
|
2012-01-24 20:12:29 +01:00
|
|
|
}
|
|
|
|
|
2013-01-10 16:19:07 +01:00
|
|
|
static const TypeInfo ram_info = {
|
2013-07-27 13:50:51 +02:00
|
|
|
.name = TYPE_SUN4U_MEMORY,
|
2011-12-08 04:34:16 +01:00
|
|
|
.parent = TYPE_SYS_BUS_DEVICE,
|
|
|
|
.instance_size = sizeof(RamDevice),
|
|
|
|
.class_init = ram_class_init,
|
2009-07-21 12:04:47 +02:00
|
|
|
};
|
|
|
|
|
2011-08-12 01:07:21 +02:00
|
|
|
static void sun4uv_init(MemoryRegion *address_space_mem,
|
2014-05-07 16:42:57 +02:00
|
|
|
MachineState *machine,
|
2009-07-21 12:46:23 +02:00
|
|
|
const struct hwdef *hwdef)
|
|
|
|
{
|
2012-05-03 03:33:52 +02:00
|
|
|
SPARCCPU *cpu;
|
2015-03-02 23:23:27 +01:00
|
|
|
Nvram *nvram;
|
2009-07-21 12:46:23 +02:00
|
|
|
unsigned int i;
|
2012-05-12 19:20:52 +02:00
|
|
|
uint64_t initrd_addr, initrd_size, kernel_addr, kernel_size, kernel_entry;
|
2017-12-21 08:32:57 +01:00
|
|
|
APBState *apb;
|
2017-09-04 19:41:01 +02:00
|
|
|
PCIBus *pci_bus, *pci_busA, *pci_busB;
|
2017-09-08 15:31:21 +02:00
|
|
|
PCIDevice *ebus, *pci_dev;
|
2015-03-02 23:23:27 +01:00
|
|
|
SysBusDevice *s;
|
2009-08-28 15:47:03 +02:00
|
|
|
DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
|
2018-01-08 19:16:34 +01:00
|
|
|
DeviceState *iommu, *dev;
|
2013-04-16 02:24:08 +02:00
|
|
|
FWCfgState *fw_cfg;
|
2017-09-08 15:31:21 +02:00
|
|
|
NICInfo *nd;
|
2017-06-11 11:12:08 +02:00
|
|
|
MACAddr macaddr;
|
|
|
|
bool onboard_nic;
|
2009-07-21 12:46:23 +02:00
|
|
|
|
|
|
|
/* init CPUs */
|
2017-10-05 15:51:06 +02:00
|
|
|
cpu = sparc64_cpu_devinit(machine->cpu_type, hwdef->prom_addr);
|
2009-07-21 12:46:23 +02:00
|
|
|
|
2018-01-08 19:16:34 +01:00
|
|
|
/* IOMMU */
|
|
|
|
iommu = qdev_create(NULL, TYPE_SUN4U_IOMMU);
|
|
|
|
qdev_init_nofail(iommu);
|
|
|
|
|
2009-07-21 12:04:47 +02:00
|
|
|
/* set up devices */
|
2014-05-07 16:42:57 +02:00
|
|
|
ram_init(0, machine->ram_size);
|
2005-07-02 16:31:34 +02:00
|
|
|
|
2009-07-21 11:58:02 +02:00
|
|
|
prom_init(hwdef->prom_addr, bios_name);
|
2005-07-02 16:31:34 +02:00
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
/* Init APB (PCI host bridge) */
|
|
|
|
apb = APB_DEVICE(qdev_create(NULL, TYPE_APB));
|
|
|
|
qdev_prop_set_uint64(DEVICE(apb), "special-base", APB_SPECIAL_BASE);
|
|
|
|
qdev_prop_set_uint64(DEVICE(apb), "mem-base", APB_MEM_BASE);
|
2018-01-08 19:16:34 +01:00
|
|
|
object_property_set_link(OBJECT(apb), OBJECT(iommu), "iommu", &error_abort);
|
2017-12-21 08:32:57 +01:00
|
|
|
qdev_init_nofail(DEVICE(apb));
|
2017-12-21 08:32:57 +01:00
|
|
|
|
|
|
|
/* Wire up PCI interrupts to CPU */
|
|
|
|
for (i = 0; i < IVEC_MAX; i++) {
|
|
|
|
qdev_connect_gpio_out_named(DEVICE(apb), "ivec-irq", i,
|
|
|
|
qdev_get_gpio_in_named(DEVICE(cpu), "ivec-irq", i));
|
|
|
|
}
|
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
pci_bus = PCI_HOST_BRIDGE(apb)->bus;
|
2017-12-21 08:32:57 +01:00
|
|
|
pci_busA = pci_bridge_get_sec_bus(apb->bridgeA);
|
|
|
|
pci_busB = pci_bridge_get_sec_bus(apb->bridgeB);
|
2005-07-23 16:27:54 +02:00
|
|
|
|
2017-06-11 11:12:08 +02:00
|
|
|
/* Only in-built Simba PBMs can exist on the root bus, slot 0 on busA is
|
|
|
|
reserved (leaving no slots free after on-board devices) however slots
|
|
|
|
0-3 are free on busB */
|
|
|
|
pci_bus->slot_reserved_mask = 0xfffffffc;
|
|
|
|
pci_busA->slot_reserved_mask = 0xfffffff1;
|
|
|
|
pci_busB->slot_reserved_mask = 0xfffffff0;
|
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
ebus = pci_create_multifunction(pci_busA, PCI_DEVFN(1, 0), true, TYPE_EBUS);
|
2017-12-21 08:32:57 +01:00
|
|
|
qdev_prop_set_uint64(DEVICE(ebus), "console-serial-base",
|
|
|
|
hwdef->console_serial_base);
|
2017-06-11 11:12:08 +02:00
|
|
|
qdev_init_nofail(DEVICE(ebus));
|
|
|
|
|
2017-12-21 08:32:57 +01:00
|
|
|
/* Wire up "well-known" ISA IRQs to APB legacy obio IRQs */
|
|
|
|
qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 7,
|
|
|
|
qdev_get_gpio_in_named(DEVICE(apb), "pbm-irq", OBIO_LPT_IRQ));
|
|
|
|
qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 6,
|
|
|
|
qdev_get_gpio_in_named(DEVICE(apb), "pbm-irq", OBIO_FDD_IRQ));
|
|
|
|
qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 1,
|
|
|
|
qdev_get_gpio_in_named(DEVICE(apb), "pbm-irq", OBIO_KBD_IRQ));
|
|
|
|
qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 12,
|
|
|
|
qdev_get_gpio_in_named(DEVICE(apb), "pbm-irq", OBIO_MSE_IRQ));
|
|
|
|
qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 4,
|
|
|
|
qdev_get_gpio_in_named(DEVICE(apb), "pbm-irq", OBIO_SER_IRQ));
|
|
|
|
|
2017-06-11 11:12:08 +02:00
|
|
|
pci_dev = pci_create_simple(pci_busA, PCI_DEVFN(2, 0), "VGA");
|
|
|
|
|
|
|
|
memset(&macaddr, 0, sizeof(MACAddr));
|
|
|
|
onboard_nic = false;
|
2017-09-08 15:31:21 +02:00
|
|
|
for (i = 0; i < nb_nics; i++) {
|
|
|
|
nd = &nd_table[i];
|
|
|
|
|
2017-06-11 11:12:08 +02:00
|
|
|
if (!nd->model || strcmp(nd->model, "sunhme") == 0) {
|
|
|
|
if (!onboard_nic) {
|
|
|
|
pci_dev = pci_create_multifunction(pci_busA, PCI_DEVFN(1, 1),
|
|
|
|
true, "sunhme");
|
|
|
|
memcpy(&macaddr, &nd->macaddr.a, sizeof(MACAddr));
|
|
|
|
onboard_nic = true;
|
|
|
|
} else {
|
2017-10-15 11:05:59 +02:00
|
|
|
pci_dev = pci_create(pci_busB, -1, "sunhme");
|
2017-06-11 11:12:08 +02:00
|
|
|
}
|
2017-09-08 15:31:21 +02:00
|
|
|
} else {
|
2017-10-15 11:05:59 +02:00
|
|
|
pci_dev = pci_create(pci_busB, -1, nd->model);
|
2017-09-08 15:31:21 +02:00
|
|
|
}
|
2017-06-11 11:12:08 +02:00
|
|
|
|
|
|
|
dev = &pci_dev->qdev;
|
|
|
|
qdev_set_nic_properties(dev, nd);
|
|
|
|
qdev_init_nofail(dev);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* If we don't have an onboard NIC, grab a default MAC address so that
|
|
|
|
* we have a valid machine id */
|
|
|
|
if (!onboard_nic) {
|
|
|
|
qemu_macaddr_default_if_unset(&macaddr);
|
2017-09-08 15:31:21 +02:00
|
|
|
}
|
2005-07-23 16:27:54 +02:00
|
|
|
|
2014-10-01 20:19:27 +02:00
|
|
|
ide_drive_get(hd, ARRAY_SIZE(hd));
|
2007-12-02 05:51:10 +01:00
|
|
|
|
2017-06-11 11:12:08 +02:00
|
|
|
pci_dev = pci_create(pci_busA, PCI_DEVFN(3, 0), "cmd646-ide");
|
|
|
|
qdev_prop_set_uint32(&pci_dev->qdev, "secondary", 1);
|
|
|
|
qdev_init_nofail(&pci_dev->qdev);
|
|
|
|
pci_ide_create_devs(pci_dev, hd);
|
2009-01-17 19:41:53 +01:00
|
|
|
|
2015-03-02 23:23:27 +01:00
|
|
|
/* Map NVRAM into I/O (ebus) space */
|
|
|
|
nvram = m48t59_init(NULL, 0, 0, NVRAM_SIZE, 1968, 59);
|
|
|
|
s = SYS_BUS_DEVICE(nvram);
|
2017-09-04 19:41:01 +02:00
|
|
|
memory_region_add_subregion(pci_address_space_io(ebus), 0x2000,
|
2015-03-02 23:23:27 +01:00
|
|
|
sysbus_mmio_get_region(s, 0));
|
|
|
|
|
2009-07-21 12:49:47 +02:00
|
|
|
initrd_size = 0;
|
2012-05-12 19:20:52 +02:00
|
|
|
initrd_addr = 0;
|
2014-05-07 16:42:57 +02:00
|
|
|
kernel_size = sun4u_load_kernel(machine->kernel_filename,
|
|
|
|
machine->initrd_filename,
|
2012-05-12 19:20:52 +02:00
|
|
|
ram_size, &initrd_size, &initrd_addr,
|
|
|
|
&kernel_addr, &kernel_entry);
|
2009-07-21 12:49:47 +02:00
|
|
|
|
2014-05-07 16:42:57 +02:00
|
|
|
sun4u_NVRAM_set_params(nvram, NVRAM_SIZE, "Sun4u", machine->ram_size,
|
|
|
|
machine->boot_order,
|
2012-05-12 19:20:52 +02:00
|
|
|
kernel_addr, kernel_size,
|
2014-05-07 16:42:57 +02:00
|
|
|
machine->kernel_cmdline,
|
2012-05-12 19:20:52 +02:00
|
|
|
initrd_addr, initrd_size,
|
2008-07-15 16:54:01 +02:00
|
|
|
/* XXX: need an option to load a NVRAM image */
|
|
|
|
0,
|
|
|
|
graphic_width, graphic_height, graphic_depth,
|
2017-06-11 11:12:08 +02:00
|
|
|
(uint8_t *)&macaddr);
|
2005-07-23 16:27:54 +02:00
|
|
|
|
2017-09-04 19:41:01 +02:00
|
|
|
dev = qdev_create(NULL, TYPE_FW_CFG_IO);
|
|
|
|
qdev_prop_set_bit(dev, "dma_enabled", false);
|
2017-09-04 19:41:01 +02:00
|
|
|
object_property_add_child(OBJECT(ebus), TYPE_FW_CFG, OBJECT(dev), NULL);
|
2017-09-04 19:41:01 +02:00
|
|
|
qdev_init_nofail(dev);
|
2017-09-04 19:41:01 +02:00
|
|
|
memory_region_add_subregion(pci_address_space_io(ebus), BIOS_CFG_IOPORT,
|
2017-09-04 19:41:01 +02:00
|
|
|
&FW_CFG_IO(dev)->comb_iomem);
|
|
|
|
|
|
|
|
fw_cfg = FW_CFG(dev);
|
2016-11-15 13:17:15 +01:00
|
|
|
fw_cfg_add_i16(fw_cfg, FW_CFG_NB_CPUS, (uint16_t)smp_cpus);
|
2013-01-22 21:25:03 +01:00
|
|
|
fw_cfg_add_i16(fw_cfg, FW_CFG_MAX_CPUS, (uint16_t)max_cpus);
|
2008-09-18 20:33:18 +02:00
|
|
|
fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size);
|
|
|
|
fw_cfg_add_i16(fw_cfg, FW_CFG_MACHINE_ID, hwdef->machine_id);
|
2012-05-12 19:20:52 +02:00
|
|
|
fw_cfg_add_i64(fw_cfg, FW_CFG_KERNEL_ADDR, kernel_entry);
|
|
|
|
fw_cfg_add_i64(fw_cfg, FW_CFG_KERNEL_SIZE, kernel_size);
|
2014-05-07 16:42:57 +02:00
|
|
|
if (machine->kernel_cmdline) {
|
2010-01-09 22:27:04 +01:00
|
|
|
fw_cfg_add_i32(fw_cfg, FW_CFG_CMDLINE_SIZE,
|
2014-05-07 16:42:57 +02:00
|
|
|
strlen(machine->kernel_cmdline) + 1);
|
|
|
|
fw_cfg_add_string(fw_cfg, FW_CFG_CMDLINE_DATA, machine->kernel_cmdline);
|
2009-03-08 10:51:29 +01:00
|
|
|
} else {
|
2010-01-09 22:27:04 +01:00
|
|
|
fw_cfg_add_i32(fw_cfg, FW_CFG_CMDLINE_SIZE, 0);
|
2009-03-08 10:51:29 +01:00
|
|
|
}
|
2012-05-12 19:20:52 +02:00
|
|
|
fw_cfg_add_i64(fw_cfg, FW_CFG_INITRD_ADDR, initrd_addr);
|
|
|
|
fw_cfg_add_i64(fw_cfg, FW_CFG_INITRD_SIZE, initrd_size);
|
2014-05-07 16:42:57 +02:00
|
|
|
fw_cfg_add_i16(fw_cfg, FW_CFG_BOOT_DEVICE, machine->boot_order[0]);
|
2009-08-08 12:44:56 +02:00
|
|
|
|
|
|
|
fw_cfg_add_i16(fw_cfg, FW_CFG_SPARC64_WIDTH, graphic_width);
|
|
|
|
fw_cfg_add_i16(fw_cfg, FW_CFG_SPARC64_HEIGHT, graphic_height);
|
|
|
|
fw_cfg_add_i16(fw_cfg, FW_CFG_SPARC64_DEPTH, graphic_depth);
|
|
|
|
|
2009-03-08 10:51:29 +01:00
|
|
|
qemu_register_boot_set(fw_cfg_boot_set, fw_cfg);
|
2005-07-02 16:31:34 +02:00
|
|
|
}
|
|
|
|
|
2008-09-18 20:33:18 +02:00
|
|
|
enum {
|
|
|
|
sun4u_id = 0,
|
|
|
|
sun4v_id = 64,
|
|
|
|
};
|
|
|
|
|
2008-07-22 09:07:34 +02:00
|
|
|
static const struct hwdef hwdefs[] = {
|
|
|
|
/* Sun4u generic PC-like machine */
|
|
|
|
{
|
2008-09-18 20:33:18 +02:00
|
|
|
.machine_id = sun4u_id,
|
2008-09-26 21:48:58 +02:00
|
|
|
.prom_addr = 0x1fff0000000ULL,
|
|
|
|
.console_serial_base = 0,
|
2008-07-22 09:07:34 +02:00
|
|
|
},
|
|
|
|
/* Sun4v generic PC-like machine */
|
|
|
|
{
|
2008-09-18 20:33:18 +02:00
|
|
|
.machine_id = sun4v_id,
|
2008-09-26 21:48:58 +02:00
|
|
|
.prom_addr = 0x1fff0000000ULL,
|
|
|
|
.console_serial_base = 0,
|
|
|
|
},
|
2008-07-22 09:07:34 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
/* Sun4u hardware initialisation */
|
2014-05-07 16:42:57 +02:00
|
|
|
static void sun4u_init(MachineState *machine)
|
2012-10-15 22:22:02 +02:00
|
|
|
{
|
2014-05-07 16:42:57 +02:00
|
|
|
sun4uv_init(get_system_memory(), machine, &hwdefs[0]);
|
2008-07-22 09:07:34 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Sun4v hardware initialisation */
|
2014-05-07 16:42:57 +02:00
|
|
|
static void sun4v_init(MachineState *machine)
|
2012-10-15 22:22:02 +02:00
|
|
|
{
|
2014-05-07 16:42:57 +02:00
|
|
|
sun4uv_init(get_system_memory(), machine, &hwdefs[1]);
|
2008-07-22 09:07:34 +02:00
|
|
|
}
|
|
|
|
|
2015-09-19 10:49:44 +02:00
|
|
|
static void sun4u_class_init(ObjectClass *oc, void *data)
|
2015-09-04 20:37:08 +02:00
|
|
|
{
|
2015-09-19 10:49:44 +02:00
|
|
|
MachineClass *mc = MACHINE_CLASS(oc);
|
|
|
|
|
2015-09-04 20:37:08 +02:00
|
|
|
mc->desc = "Sun4u platform";
|
|
|
|
mc->init = sun4u_init;
|
2017-02-15 11:05:40 +01:00
|
|
|
mc->block_default_type = IF_IDE;
|
2015-09-04 20:37:08 +02:00
|
|
|
mc->max_cpus = 1; /* XXX for now */
|
|
|
|
mc->is_default = 1;
|
|
|
|
mc->default_boot_order = "c";
|
2017-10-05 15:51:06 +02:00
|
|
|
mc->default_cpu_type = SPARC_CPU_TYPE_NAME("TI-UltraSparc-IIi");
|
2015-09-04 20:37:08 +02:00
|
|
|
}
|
2008-07-22 09:07:34 +02:00
|
|
|
|
2015-09-19 10:49:44 +02:00
|
|
|
static const TypeInfo sun4u_type = {
|
|
|
|
.name = MACHINE_TYPE_NAME("sun4u"),
|
|
|
|
.parent = TYPE_MACHINE,
|
|
|
|
.class_init = sun4u_class_init,
|
|
|
|
};
|
2008-09-26 21:48:58 +02:00
|
|
|
|
2015-09-19 10:49:44 +02:00
|
|
|
static void sun4v_class_init(ObjectClass *oc, void *data)
|
2015-09-04 20:37:08 +02:00
|
|
|
{
|
2015-09-19 10:49:44 +02:00
|
|
|
MachineClass *mc = MACHINE_CLASS(oc);
|
|
|
|
|
2015-09-04 20:37:08 +02:00
|
|
|
mc->desc = "Sun4v platform";
|
|
|
|
mc->init = sun4v_init;
|
2017-02-15 11:05:40 +01:00
|
|
|
mc->block_default_type = IF_IDE;
|
2015-09-04 20:37:08 +02:00
|
|
|
mc->max_cpus = 1; /* XXX for now */
|
|
|
|
mc->default_boot_order = "c";
|
2017-10-05 15:51:06 +02:00
|
|
|
mc->default_cpu_type = SPARC_CPU_TYPE_NAME("Sun-UltraSparc-T1");
|
2015-09-04 20:37:08 +02:00
|
|
|
}
|
|
|
|
|
2015-09-19 10:49:44 +02:00
|
|
|
static const TypeInfo sun4v_type = {
|
|
|
|
.name = MACHINE_TYPE_NAME("sun4v"),
|
|
|
|
.parent = TYPE_MACHINE,
|
|
|
|
.class_init = sun4v_class_init,
|
|
|
|
};
|
2015-09-04 20:37:08 +02:00
|
|
|
|
2012-02-09 15:20:55 +01:00
|
|
|
static void sun4u_register_types(void)
|
|
|
|
{
|
|
|
|
type_register_static(&ebus_info);
|
|
|
|
type_register_static(&prom_info);
|
|
|
|
type_register_static(&ram_info);
|
|
|
|
|
2015-09-19 10:49:44 +02:00
|
|
|
type_register_static(&sun4u_type);
|
|
|
|
type_register_static(&sun4v_type);
|
|
|
|
}
|
|
|
|
|
2012-02-09 15:20:55 +01:00
|
|
|
type_init(sun4u_register_types)
|