2016-06-10 02:59:01 +02:00
|
|
|
/*
|
|
|
|
* sPAPR CPU core device, acts as container of CPU thread devices.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2016 Bharata B Rao <bharata@linux.vnet.ibm.com>
|
|
|
|
*
|
|
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
|
|
* See the COPYING file in the top-level directory.
|
|
|
|
*/
|
|
|
|
#include "hw/cpu/core.h"
|
|
|
|
#include "hw/ppc/spapr_cpu_core.h"
|
2016-10-11 08:56:52 +02:00
|
|
|
#include "target/ppc/cpu.h"
|
2016-06-10 02:59:01 +02:00
|
|
|
#include "hw/ppc/spapr.h"
|
|
|
|
#include "hw/boards.h"
|
|
|
|
#include "qapi/error.h"
|
2016-06-22 19:11:19 +02:00
|
|
|
#include "sysemu/cpus.h"
|
2017-02-23 01:39:18 +01:00
|
|
|
#include "sysemu/kvm.h"
|
2016-10-11 08:56:52 +02:00
|
|
|
#include "target/ppc/kvm_ppc.h"
|
2016-06-10 02:59:02 +02:00
|
|
|
#include "hw/ppc/ppc.h"
|
2016-10-11 08:56:52 +02:00
|
|
|
#include "target/ppc/mmu-hash64.h"
|
2016-06-22 19:11:19 +02:00
|
|
|
#include "sysemu/numa.h"
|
2017-02-23 01:39:18 +01:00
|
|
|
#include "qemu/error-report.h"
|
2016-06-10 02:59:02 +02:00
|
|
|
|
|
|
|
static void spapr_cpu_reset(void *opaque)
|
|
|
|
{
|
|
|
|
sPAPRMachineState *spapr = SPAPR_MACHINE(qdev_get_machine());
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
CPUState *cs = CPU(cpu);
|
|
|
|
CPUPPCState *env = &cpu->env;
|
|
|
|
|
|
|
|
cpu_reset(cs);
|
|
|
|
|
|
|
|
/* All CPUs start halted. CPU0 is unhalted from the machine level
|
|
|
|
* reset code and the rest are explicitly started up by the guest
|
|
|
|
* using an RTAS call */
|
|
|
|
cs->halted = 1;
|
|
|
|
|
|
|
|
env->spr[SPR_HIOR] = 0;
|
|
|
|
|
2017-02-23 01:39:18 +01:00
|
|
|
/*
|
|
|
|
* This is a hack for the benefit of KVM PR - it abuses the SDR1
|
|
|
|
* slot in kvm_sregs to communicate the userspace address of the
|
|
|
|
* HPT
|
|
|
|
*/
|
|
|
|
if (kvm_enabled()) {
|
|
|
|
env->spr[SPR_SDR1] = (target_ulong)(uintptr_t)spapr->htab
|
|
|
|
| (spapr->htab_shift - 18);
|
|
|
|
if (kvmppc_put_books_sregs(cpu) < 0) {
|
|
|
|
error_report("Unable to update SDR1 in KVM");
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
}
|
2016-06-10 02:59:02 +02:00
|
|
|
}
|
|
|
|
|
2016-06-10 02:59:05 +02:00
|
|
|
static void spapr_cpu_destroy(PowerPCCPU *cpu)
|
|
|
|
{
|
|
|
|
sPAPRMachineState *spapr = SPAPR_MACHINE(qdev_get_machine());
|
|
|
|
|
2016-06-28 21:05:15 +02:00
|
|
|
xics_cpu_destroy(spapr->xics, cpu);
|
2016-06-10 02:59:05 +02:00
|
|
|
qemu_unregister_reset(spapr_cpu_reset, cpu);
|
|
|
|
}
|
|
|
|
|
2016-11-08 06:33:32 +01:00
|
|
|
static void spapr_cpu_init(sPAPRMachineState *spapr, PowerPCCPU *cpu,
|
|
|
|
Error **errp)
|
2016-06-10 02:59:02 +02:00
|
|
|
{
|
|
|
|
CPUPPCState *env = &cpu->env;
|
2016-06-10 02:59:04 +02:00
|
|
|
CPUState *cs = CPU(cpu);
|
|
|
|
int i;
|
2016-06-10 02:59:02 +02:00
|
|
|
|
|
|
|
/* Set time-base frequency to 512 MHz */
|
|
|
|
cpu_ppc_tb_init(env, SPAPR_TIMEBASE_FREQ);
|
|
|
|
|
|
|
|
/* Enable PAPR mode in TCG or KVM */
|
2017-02-20 00:47:09 +01:00
|
|
|
cpu_ppc_set_papr(cpu, PPC_VIRTUAL_HYPERVISOR(spapr));
|
2016-06-10 02:59:02 +02:00
|
|
|
|
|
|
|
if (cpu->max_compat) {
|
|
|
|
Error *local_err = NULL;
|
|
|
|
|
|
|
|
ppc_set_compat(cpu, cpu->max_compat, &local_err);
|
|
|
|
if (local_err) {
|
|
|
|
error_propagate(errp, local_err);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-06-10 02:59:04 +02:00
|
|
|
/* Set NUMA node for the added CPUs */
|
2016-10-05 17:51:23 +02:00
|
|
|
i = numa_get_node_for_cpu(cs->cpu_index);
|
|
|
|
if (i < nb_numa_nodes) {
|
2016-06-10 02:59:04 +02:00
|
|
|
cs->numa_node = i;
|
|
|
|
}
|
|
|
|
|
2016-06-28 21:05:15 +02:00
|
|
|
xics_cpu_setup(spapr->xics, cpu);
|
2016-06-10 02:59:02 +02:00
|
|
|
|
|
|
|
qemu_register_reset(spapr_cpu_reset, cpu);
|
2016-06-10 02:59:04 +02:00
|
|
|
spapr_cpu_reset(cpu);
|
2016-06-10 02:59:02 +02:00
|
|
|
}
|
2016-06-10 02:59:01 +02:00
|
|
|
|
2016-06-10 02:59:03 +02:00
|
|
|
/*
|
|
|
|
* Return the sPAPR CPU core type for @model which essentially is the CPU
|
|
|
|
* model specified with -cpu cmdline option.
|
|
|
|
*/
|
|
|
|
char *spapr_get_cpu_core_type(const char *model)
|
|
|
|
{
|
|
|
|
char *core_type;
|
|
|
|
gchar **model_pieces = g_strsplit(model, ",", 2);
|
|
|
|
|
|
|
|
core_type = g_strdup_printf("%s-%s", model_pieces[0], TYPE_SPAPR_CPU_CORE);
|
2016-08-09 18:59:59 +02:00
|
|
|
|
|
|
|
/* Check whether it exists or whether we have to look up an alias name */
|
|
|
|
if (!object_class_by_name(core_type)) {
|
|
|
|
const char *realmodel;
|
|
|
|
|
|
|
|
g_free(core_type);
|
2016-10-03 14:13:20 +02:00
|
|
|
core_type = NULL;
|
|
|
|
realmodel = ppc_cpu_lookup_alias(model_pieces[0]);
|
2016-08-09 18:59:59 +02:00
|
|
|
if (realmodel) {
|
2016-10-03 14:13:20 +02:00
|
|
|
core_type = spapr_get_cpu_core_type(realmodel);
|
2016-08-09 18:59:59 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-10-03 14:13:20 +02:00
|
|
|
g_strfreev(model_pieces);
|
2016-06-10 02:59:03 +02:00
|
|
|
return core_type;
|
|
|
|
}
|
|
|
|
|
2017-02-03 11:51:57 +01:00
|
|
|
static void spapr_cpu_core_unrealizefn(DeviceState *dev, Error **errp)
|
2016-06-10 02:59:05 +02:00
|
|
|
{
|
|
|
|
sPAPRCPUCore *sc = SPAPR_CPU_CORE(OBJECT(dev));
|
2016-09-12 09:57:20 +02:00
|
|
|
sPAPRCPUCoreClass *scc = SPAPR_CPU_CORE_GET_CLASS(OBJECT(dev));
|
|
|
|
const char *typename = object_class_get_name(scc->cpu_class);
|
2016-06-10 02:59:05 +02:00
|
|
|
size_t size = object_type_get_instance_size(typename);
|
|
|
|
CPUCore *cc = CPU_CORE(dev);
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < cc->nr_threads; i++) {
|
|
|
|
void *obj = sc->threads + i * size;
|
|
|
|
DeviceState *dev = DEVICE(obj);
|
|
|
|
CPUState *cs = CPU(dev);
|
|
|
|
PowerPCCPU *cpu = POWERPC_CPU(cs);
|
|
|
|
|
|
|
|
spapr_cpu_destroy(cpu);
|
|
|
|
cpu_remove_sync(cs);
|
|
|
|
object_unparent(obj);
|
|
|
|
}
|
2016-06-29 22:50:45 +02:00
|
|
|
g_free(sc->threads);
|
2016-06-10 02:59:05 +02:00
|
|
|
}
|
|
|
|
|
2016-07-01 07:14:39 +02:00
|
|
|
static void spapr_cpu_core_realize_child(Object *child, Error **errp)
|
2016-06-10 02:59:01 +02:00
|
|
|
{
|
2016-07-01 07:14:39 +02:00
|
|
|
Error *local_err = NULL;
|
2016-06-10 02:59:01 +02:00
|
|
|
sPAPRMachineState *spapr = SPAPR_MACHINE(qdev_get_machine());
|
|
|
|
CPUState *cs = CPU(child);
|
|
|
|
PowerPCCPU *cpu = POWERPC_CPU(cs);
|
|
|
|
|
2016-06-29 22:50:32 +02:00
|
|
|
object_property_set_bool(child, true, "realized", &local_err);
|
|
|
|
if (local_err) {
|
|
|
|
error_propagate(errp, local_err);
|
2016-07-01 07:14:39 +02:00
|
|
|
return;
|
2016-06-10 02:59:01 +02:00
|
|
|
}
|
|
|
|
|
2016-06-29 22:50:32 +02:00
|
|
|
spapr_cpu_init(spapr, cpu, &local_err);
|
|
|
|
if (local_err) {
|
|
|
|
error_propagate(errp, local_err);
|
2016-07-01 07:14:39 +02:00
|
|
|
return;
|
2016-06-10 02:59:01 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void spapr_cpu_core_realize(DeviceState *dev, Error **errp)
|
|
|
|
{
|
|
|
|
sPAPRCPUCore *sc = SPAPR_CPU_CORE(OBJECT(dev));
|
2016-09-12 09:57:20 +02:00
|
|
|
sPAPRCPUCoreClass *scc = SPAPR_CPU_CORE_GET_CLASS(OBJECT(dev));
|
2016-06-10 02:59:01 +02:00
|
|
|
CPUCore *cc = CPU_CORE(OBJECT(dev));
|
2016-09-12 09:57:20 +02:00
|
|
|
const char *typename = object_class_get_name(scc->cpu_class);
|
2016-06-10 02:59:01 +02:00
|
|
|
size_t size = object_type_get_instance_size(typename);
|
|
|
|
Error *local_err = NULL;
|
2016-07-01 07:14:39 +02:00
|
|
|
void *obj;
|
|
|
|
int i, j;
|
2016-06-10 02:59:01 +02:00
|
|
|
|
|
|
|
sc->threads = g_malloc0(size * cc->nr_threads);
|
|
|
|
for (i = 0; i < cc->nr_threads; i++) {
|
|
|
|
char id[32];
|
2016-07-21 17:54:37 +02:00
|
|
|
CPUState *cs;
|
|
|
|
|
2016-07-01 07:14:39 +02:00
|
|
|
obj = sc->threads + i * size;
|
2016-06-10 02:59:01 +02:00
|
|
|
|
|
|
|
object_initialize(obj, size, typename);
|
2016-07-21 17:54:37 +02:00
|
|
|
cs = CPU(obj);
|
|
|
|
cs->cpu_index = cc->core_id + i;
|
2016-06-10 02:59:01 +02:00
|
|
|
snprintf(id, sizeof(id), "thread[%d]", i);
|
|
|
|
object_property_add_child(OBJECT(sc), id, obj, &local_err);
|
|
|
|
if (local_err) {
|
|
|
|
goto err;
|
|
|
|
}
|
2016-06-29 22:50:20 +02:00
|
|
|
object_unref(obj);
|
2016-06-10 02:59:01 +02:00
|
|
|
}
|
2016-07-01 07:14:39 +02:00
|
|
|
|
|
|
|
for (j = 0; j < cc->nr_threads; j++) {
|
|
|
|
obj = sc->threads + j * size;
|
|
|
|
|
|
|
|
spapr_cpu_core_realize_child(obj, &local_err);
|
|
|
|
if (local_err) {
|
|
|
|
goto err;
|
|
|
|
}
|
2016-06-10 02:59:01 +02:00
|
|
|
}
|
2016-07-01 07:14:39 +02:00
|
|
|
return;
|
2016-06-10 02:59:01 +02:00
|
|
|
|
|
|
|
err:
|
2016-06-27 18:28:15 +02:00
|
|
|
while (--i >= 0) {
|
2016-06-10 02:59:01 +02:00
|
|
|
obj = sc->threads + i * size;
|
|
|
|
object_unparent(obj);
|
|
|
|
}
|
|
|
|
g_free(sc->threads);
|
|
|
|
error_propagate(errp, local_err);
|
|
|
|
}
|
|
|
|
|
2016-09-12 09:57:20 +02:00
|
|
|
static const char *spapr_core_models[] = {
|
2016-08-09 18:59:59 +02:00
|
|
|
/* 970 */
|
2016-09-12 09:57:20 +02:00
|
|
|
"970_v2.2",
|
2016-06-28 17:05:02 +02:00
|
|
|
|
2016-08-09 18:59:59 +02:00
|
|
|
/* 970MP variants */
|
2016-09-12 09:57:20 +02:00
|
|
|
"970MP_v1.0",
|
|
|
|
"970mp_v1.0",
|
|
|
|
"970MP_v1.1",
|
|
|
|
"970mp_v1.1",
|
2016-06-29 13:37:26 +02:00
|
|
|
|
2016-08-09 18:59:59 +02:00
|
|
|
/* POWER5+ */
|
2016-09-12 09:57:20 +02:00
|
|
|
"POWER5+_v2.1",
|
2016-06-28 17:05:02 +02:00
|
|
|
|
2016-08-09 18:59:59 +02:00
|
|
|
/* POWER7 */
|
2016-09-12 09:57:20 +02:00
|
|
|
"POWER7_v2.3",
|
2016-06-10 02:59:01 +02:00
|
|
|
|
2016-08-09 18:59:59 +02:00
|
|
|
/* POWER7+ */
|
2016-09-12 09:57:20 +02:00
|
|
|
"POWER7+_v2.1",
|
2016-06-10 02:59:01 +02:00
|
|
|
|
2016-08-09 18:59:59 +02:00
|
|
|
/* POWER8 */
|
2016-09-12 09:57:20 +02:00
|
|
|
"POWER8_v2.0",
|
2016-06-10 02:59:01 +02:00
|
|
|
|
2016-08-09 18:59:59 +02:00
|
|
|
/* POWER8E */
|
2016-09-12 09:57:20 +02:00
|
|
|
"POWER8E_v2.1",
|
2016-06-10 02:59:01 +02:00
|
|
|
|
2016-08-09 18:59:59 +02:00
|
|
|
/* POWER8NVL */
|
2016-09-12 09:57:20 +02:00
|
|
|
"POWER8NVL_v1.0",
|
2016-06-10 02:59:01 +02:00
|
|
|
};
|
|
|
|
|
2016-09-12 09:57:20 +02:00
|
|
|
void spapr_cpu_core_class_init(ObjectClass *oc, void *data)
|
2016-06-10 02:59:01 +02:00
|
|
|
{
|
2016-09-12 09:57:20 +02:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
|
|
|
sPAPRCPUCoreClass *scc = SPAPR_CPU_CORE_CLASS(oc);
|
|
|
|
|
|
|
|
dc->realize = spapr_cpu_core_realize;
|
2017-02-03 11:51:57 +01:00
|
|
|
dc->unrealize = spapr_cpu_core_unrealizefn;
|
2016-09-12 09:57:20 +02:00
|
|
|
scc->cpu_class = cpu_class_by_name(TYPE_POWERPC_CPU, data);
|
|
|
|
g_assert(scc->cpu_class);
|
2016-06-10 02:59:01 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static const TypeInfo spapr_cpu_core_type_info = {
|
|
|
|
.name = TYPE_SPAPR_CPU_CORE,
|
|
|
|
.parent = TYPE_CPU_CORE,
|
|
|
|
.abstract = true,
|
|
|
|
.instance_size = sizeof(sPAPRCPUCore),
|
2016-09-12 09:57:20 +02:00
|
|
|
.class_size = sizeof(sPAPRCPUCoreClass),
|
2016-06-10 02:59:01 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static void spapr_cpu_core_register_types(void)
|
|
|
|
{
|
2016-09-12 09:57:20 +02:00
|
|
|
int i;
|
2016-06-10 02:59:01 +02:00
|
|
|
|
|
|
|
type_register_static(&spapr_cpu_core_type_info);
|
2016-09-12 09:57:20 +02:00
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(spapr_core_models); i++) {
|
|
|
|
TypeInfo type_info = {
|
|
|
|
.parent = TYPE_SPAPR_CPU_CORE,
|
|
|
|
.instance_size = sizeof(sPAPRCPUCore),
|
|
|
|
.class_init = spapr_cpu_core_class_init,
|
|
|
|
.class_data = (void *) spapr_core_models[i],
|
|
|
|
};
|
|
|
|
|
|
|
|
type_info.name = g_strdup_printf("%s-" TYPE_SPAPR_CPU_CORE,
|
|
|
|
spapr_core_models[i]);
|
|
|
|
type_register(&type_info);
|
|
|
|
g_free((void *)type_info.name);
|
2016-06-10 02:59:01 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
type_init(spapr_cpu_core_register_types)
|