2011-04-01 06:15:20 +02:00
|
|
|
#include "sysemu.h"
|
|
|
|
#include "cpu.h"
|
|
|
|
#include "qemu-char.h"
|
2011-04-01 06:15:22 +02:00
|
|
|
#include "sysemu.h"
|
|
|
|
#include "qemu-char.h"
|
|
|
|
#include "exec-all.h"
|
2011-04-01 06:15:20 +02:00
|
|
|
#include "hw/spapr.h"
|
|
|
|
|
2011-04-01 06:15:22 +02:00
|
|
|
#define HPTES_PER_GROUP 8
|
|
|
|
|
|
|
|
#define HPTE_V_SSIZE_SHIFT 62
|
|
|
|
#define HPTE_V_AVPN_SHIFT 7
|
|
|
|
#define HPTE_V_AVPN 0x3fffffffffffff80ULL
|
|
|
|
#define HPTE_V_AVPN_VAL(x) (((x) & HPTE_V_AVPN) >> HPTE_V_AVPN_SHIFT)
|
|
|
|
#define HPTE_V_COMPARE(x, y) (!(((x) ^ (y)) & 0xffffffffffffff80UL))
|
|
|
|
#define HPTE_V_BOLTED 0x0000000000000010ULL
|
|
|
|
#define HPTE_V_LOCK 0x0000000000000008ULL
|
|
|
|
#define HPTE_V_LARGE 0x0000000000000004ULL
|
|
|
|
#define HPTE_V_SECONDARY 0x0000000000000002ULL
|
|
|
|
#define HPTE_V_VALID 0x0000000000000001ULL
|
|
|
|
|
|
|
|
#define HPTE_R_PP0 0x8000000000000000ULL
|
|
|
|
#define HPTE_R_TS 0x4000000000000000ULL
|
|
|
|
#define HPTE_R_KEY_HI 0x3000000000000000ULL
|
|
|
|
#define HPTE_R_RPN_SHIFT 12
|
|
|
|
#define HPTE_R_RPN 0x3ffffffffffff000ULL
|
|
|
|
#define HPTE_R_FLAGS 0x00000000000003ffULL
|
|
|
|
#define HPTE_R_PP 0x0000000000000003ULL
|
|
|
|
#define HPTE_R_N 0x0000000000000004ULL
|
|
|
|
#define HPTE_R_G 0x0000000000000008ULL
|
|
|
|
#define HPTE_R_M 0x0000000000000010ULL
|
|
|
|
#define HPTE_R_I 0x0000000000000020ULL
|
|
|
|
#define HPTE_R_W 0x0000000000000040ULL
|
|
|
|
#define HPTE_R_WIMG 0x0000000000000078ULL
|
|
|
|
#define HPTE_R_C 0x0000000000000080ULL
|
|
|
|
#define HPTE_R_R 0x0000000000000100ULL
|
|
|
|
#define HPTE_R_KEY_LO 0x0000000000000e00ULL
|
|
|
|
|
|
|
|
#define HPTE_V_1TB_SEG 0x4000000000000000ULL
|
|
|
|
#define HPTE_V_VRMA_MASK 0x4001ffffff000000ULL
|
|
|
|
|
|
|
|
#define HPTE_V_HVLOCK 0x40ULL
|
|
|
|
|
|
|
|
static inline int lock_hpte(void *hpte, target_ulong bits)
|
|
|
|
{
|
|
|
|
uint64_t pteh;
|
|
|
|
|
|
|
|
pteh = ldq_p(hpte);
|
|
|
|
|
|
|
|
/* We're protected by qemu's global lock here */
|
|
|
|
if (pteh & bits) {
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
stq_p(hpte, pteh | HPTE_V_HVLOCK);
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
static target_ulong compute_tlbie_rb(target_ulong v, target_ulong r,
|
|
|
|
target_ulong pte_index)
|
|
|
|
{
|
|
|
|
target_ulong rb, va_low;
|
|
|
|
|
|
|
|
rb = (v & ~0x7fULL) << 16; /* AVA field */
|
|
|
|
va_low = pte_index >> 3;
|
|
|
|
if (v & HPTE_V_SECONDARY) {
|
|
|
|
va_low = ~va_low;
|
|
|
|
}
|
|
|
|
/* xor vsid from AVA */
|
|
|
|
if (!(v & HPTE_V_1TB_SEG)) {
|
|
|
|
va_low ^= v >> 12;
|
|
|
|
} else {
|
|
|
|
va_low ^= v >> 24;
|
|
|
|
}
|
|
|
|
va_low &= 0x7ff;
|
|
|
|
if (v & HPTE_V_LARGE) {
|
|
|
|
rb |= 1; /* L field */
|
|
|
|
#if 0 /* Disable that P7 specific bit for now */
|
|
|
|
if (r & 0xff000) {
|
|
|
|
/* non-16MB large page, must be 64k */
|
|
|
|
/* (masks depend on page size) */
|
|
|
|
rb |= 0x1000; /* page encoding in LP field */
|
|
|
|
rb |= (va_low & 0x7f) << 16; /* 7b of VA in AVA/LP field */
|
|
|
|
rb |= (va_low & 0xfe); /* AVAL field */
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
} else {
|
|
|
|
/* 4kB page */
|
|
|
|
rb |= (va_low & 0x7ff) << 12; /* remaining 11b of AVA */
|
|
|
|
}
|
|
|
|
rb |= (v >> 54) & 0x300; /* B field */
|
|
|
|
return rb;
|
|
|
|
}
|
|
|
|
|
|
|
|
static target_ulong h_enter(CPUState *env, sPAPREnvironment *spapr,
|
|
|
|
target_ulong opcode, target_ulong *args)
|
|
|
|
{
|
|
|
|
target_ulong flags = args[0];
|
|
|
|
target_ulong pte_index = args[1];
|
|
|
|
target_ulong pteh = args[2];
|
|
|
|
target_ulong ptel = args[3];
|
|
|
|
target_ulong porder;
|
|
|
|
target_ulong i, pa;
|
|
|
|
uint8_t *hpte;
|
|
|
|
|
|
|
|
/* only handle 4k and 16M pages for now */
|
|
|
|
porder = 12;
|
|
|
|
if (pteh & HPTE_V_LARGE) {
|
|
|
|
#if 0 /* We don't support 64k pages yet */
|
|
|
|
if ((ptel & 0xf000) == 0x1000) {
|
|
|
|
/* 64k page */
|
|
|
|
porder = 16;
|
|
|
|
} else
|
|
|
|
#endif
|
|
|
|
if ((ptel & 0xff000) == 0) {
|
|
|
|
/* 16M page */
|
|
|
|
porder = 24;
|
|
|
|
/* lowest AVA bit must be 0 for 16M pages */
|
|
|
|
if (pteh & 0x80) {
|
|
|
|
return H_PARAMETER;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
return H_PARAMETER;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
pa = ptel & HPTE_R_RPN;
|
|
|
|
/* FIXME: bounds check the pa? */
|
|
|
|
|
|
|
|
/* Check WIMG */
|
|
|
|
if ((ptel & HPTE_R_WIMG) != HPTE_R_M) {
|
|
|
|
return H_PARAMETER;
|
|
|
|
}
|
|
|
|
pteh &= ~0x60ULL;
|
|
|
|
|
|
|
|
if ((pte_index * HASH_PTE_SIZE_64) & ~env->htab_mask) {
|
|
|
|
return H_PARAMETER;
|
|
|
|
}
|
|
|
|
if (likely((flags & H_EXACT) == 0)) {
|
|
|
|
pte_index &= ~7ULL;
|
|
|
|
hpte = env->external_htab + (pte_index * HASH_PTE_SIZE_64);
|
|
|
|
for (i = 0; ; ++i) {
|
|
|
|
if (i == 8) {
|
|
|
|
return H_PTEG_FULL;
|
|
|
|
}
|
|
|
|
if (((ldq_p(hpte) & HPTE_V_VALID) == 0) &&
|
|
|
|
lock_hpte(hpte, HPTE_V_HVLOCK | HPTE_V_VALID)) {
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
hpte += HASH_PTE_SIZE_64;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
i = 0;
|
|
|
|
hpte = env->external_htab + (pte_index * HASH_PTE_SIZE_64);
|
|
|
|
if (!lock_hpte(hpte, HPTE_V_HVLOCK | HPTE_V_VALID)) {
|
|
|
|
return H_PTEG_FULL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
stq_p(hpte + (HASH_PTE_SIZE_64/2), ptel);
|
|
|
|
/* eieio(); FIXME: need some sort of barrier for smp? */
|
|
|
|
stq_p(hpte, pteh);
|
|
|
|
|
|
|
|
assert(!(ldq_p(hpte) & HPTE_V_HVLOCK));
|
|
|
|
args[0] = pte_index + i;
|
|
|
|
return H_SUCCESS;
|
|
|
|
}
|
|
|
|
|
|
|
|
static target_ulong h_remove(CPUState *env, sPAPREnvironment *spapr,
|
|
|
|
target_ulong opcode, target_ulong *args)
|
|
|
|
{
|
|
|
|
target_ulong flags = args[0];
|
|
|
|
target_ulong pte_index = args[1];
|
|
|
|
target_ulong avpn = args[2];
|
|
|
|
uint8_t *hpte;
|
|
|
|
target_ulong v, r, rb;
|
|
|
|
|
|
|
|
if ((pte_index * HASH_PTE_SIZE_64) & ~env->htab_mask) {
|
|
|
|
return H_PARAMETER;
|
|
|
|
}
|
|
|
|
|
|
|
|
hpte = env->external_htab + (pte_index * HASH_PTE_SIZE_64);
|
|
|
|
while (!lock_hpte(hpte, HPTE_V_HVLOCK)) {
|
|
|
|
/* We have no real concurrency in qemu soft-emulation, so we
|
|
|
|
* will never actually have a contested lock */
|
|
|
|
assert(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
v = ldq_p(hpte);
|
|
|
|
r = ldq_p(hpte + (HASH_PTE_SIZE_64/2));
|
|
|
|
|
|
|
|
if ((v & HPTE_V_VALID) == 0 ||
|
|
|
|
((flags & H_AVPN) && (v & ~0x7fULL) != avpn) ||
|
|
|
|
((flags & H_ANDCOND) && (v & avpn) != 0)) {
|
|
|
|
stq_p(hpte, v & ~HPTE_V_HVLOCK);
|
|
|
|
assert(!(ldq_p(hpte) & HPTE_V_HVLOCK));
|
|
|
|
return H_NOT_FOUND;
|
|
|
|
}
|
|
|
|
args[0] = v & ~HPTE_V_HVLOCK;
|
|
|
|
args[1] = r;
|
|
|
|
stq_p(hpte, 0);
|
|
|
|
rb = compute_tlbie_rb(v, r, pte_index);
|
|
|
|
ppc_tlb_invalidate_one(env, rb);
|
|
|
|
assert(!(ldq_p(hpte) & HPTE_V_HVLOCK));
|
|
|
|
return H_SUCCESS;
|
|
|
|
}
|
|
|
|
|
|
|
|
static target_ulong h_protect(CPUState *env, sPAPREnvironment *spapr,
|
|
|
|
target_ulong opcode, target_ulong *args)
|
|
|
|
{
|
|
|
|
target_ulong flags = args[0];
|
|
|
|
target_ulong pte_index = args[1];
|
|
|
|
target_ulong avpn = args[2];
|
|
|
|
uint8_t *hpte;
|
|
|
|
target_ulong v, r, rb;
|
|
|
|
|
|
|
|
if ((pte_index * HASH_PTE_SIZE_64) & ~env->htab_mask) {
|
|
|
|
return H_PARAMETER;
|
|
|
|
}
|
|
|
|
|
|
|
|
hpte = env->external_htab + (pte_index * HASH_PTE_SIZE_64);
|
|
|
|
while (!lock_hpte(hpte, HPTE_V_HVLOCK)) {
|
|
|
|
/* We have no real concurrency in qemu soft-emulation, so we
|
|
|
|
* will never actually have a contested lock */
|
|
|
|
assert(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
v = ldq_p(hpte);
|
|
|
|
r = ldq_p(hpte + (HASH_PTE_SIZE_64/2));
|
|
|
|
|
|
|
|
if ((v & HPTE_V_VALID) == 0 ||
|
|
|
|
((flags & H_AVPN) && (v & ~0x7fULL) != avpn)) {
|
|
|
|
stq_p(hpte, v & ~HPTE_V_HVLOCK);
|
|
|
|
assert(!(ldq_p(hpte) & HPTE_V_HVLOCK));
|
|
|
|
return H_NOT_FOUND;
|
|
|
|
}
|
|
|
|
|
|
|
|
r &= ~(HPTE_R_PP0 | HPTE_R_PP | HPTE_R_N |
|
|
|
|
HPTE_R_KEY_HI | HPTE_R_KEY_LO);
|
|
|
|
r |= (flags << 55) & HPTE_R_PP0;
|
|
|
|
r |= (flags << 48) & HPTE_R_KEY_HI;
|
|
|
|
r |= flags & (HPTE_R_PP | HPTE_R_N | HPTE_R_KEY_LO);
|
|
|
|
rb = compute_tlbie_rb(v, r, pte_index);
|
|
|
|
stq_p(hpte, v & ~HPTE_V_VALID);
|
|
|
|
ppc_tlb_invalidate_one(env, rb);
|
|
|
|
stq_p(hpte + (HASH_PTE_SIZE_64/2), r);
|
|
|
|
/* Don't need a memory barrier, due to qemu's global lock */
|
|
|
|
stq_p(hpte, v & ~HPTE_V_HVLOCK);
|
|
|
|
assert(!(ldq_p(hpte) & HPTE_V_HVLOCK));
|
|
|
|
return H_SUCCESS;
|
|
|
|
}
|
|
|
|
|
2011-04-01 06:15:20 +02:00
|
|
|
spapr_hcall_fn hypercall_table[(MAX_HCALL_OPCODE / 4) + 1];
|
|
|
|
|
|
|
|
void spapr_register_hypercall(target_ulong opcode, spapr_hcall_fn fn)
|
|
|
|
{
|
|
|
|
spapr_hcall_fn old_fn;
|
|
|
|
|
|
|
|
assert(opcode <= MAX_HCALL_OPCODE);
|
|
|
|
assert((opcode & 0x3) == 0);
|
|
|
|
|
|
|
|
old_fn = hypercall_table[opcode / 4];
|
|
|
|
|
|
|
|
assert(!old_fn || (fn == old_fn));
|
|
|
|
|
|
|
|
hypercall_table[opcode / 4] = fn;
|
|
|
|
}
|
|
|
|
|
|
|
|
target_ulong spapr_hypercall(CPUState *env, target_ulong opcode,
|
|
|
|
target_ulong *args)
|
|
|
|
{
|
|
|
|
if (msr_pr) {
|
|
|
|
hcall_dprintf("Hypercall made with MSR[PR]=1\n");
|
|
|
|
return H_PRIVILEGE;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((opcode <= MAX_HCALL_OPCODE)
|
|
|
|
&& ((opcode & 0x3) == 0)) {
|
|
|
|
spapr_hcall_fn fn = hypercall_table[opcode / 4];
|
|
|
|
|
|
|
|
if (fn) {
|
|
|
|
return fn(env, spapr, opcode, args);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
hcall_dprintf("Unimplemented hcall 0x" TARGET_FMT_lx "\n", opcode);
|
|
|
|
return H_FUNCTION;
|
|
|
|
}
|
2011-04-01 06:15:22 +02:00
|
|
|
|
|
|
|
static void hypercall_init(void)
|
|
|
|
{
|
|
|
|
/* hcall-pft */
|
|
|
|
spapr_register_hypercall(H_ENTER, h_enter);
|
|
|
|
spapr_register_hypercall(H_REMOVE, h_remove);
|
|
|
|
spapr_register_hypercall(H_PROTECT, h_protect);
|
|
|
|
}
|
|
|
|
device_init(hypercall_init);
|