2008-02-01 11:05:41 +01:00
|
|
|
/*
|
|
|
|
* Tiny Code Generator for QEMU
|
|
|
|
*
|
|
|
|
* Copyright (c) 2008 Fabrice Bellard
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
2013-08-27 22:13:44 +02:00
|
|
|
|
|
|
|
#ifndef TCG_H
|
|
|
|
#define TCG_H
|
|
|
|
|
2009-04-13 20:45:38 +02:00
|
|
|
#include "qemu-common.h"
|
2016-03-15 16:58:45 +01:00
|
|
|
#include "cpu.h"
|
2016-03-15 13:16:36 +01:00
|
|
|
#include "exec/tb-context.h"
|
2013-09-19 21:16:45 +02:00
|
|
|
#include "qemu/bitops.h"
|
2017-11-02 15:19:14 +01:00
|
|
|
#include "qemu/queue.h"
|
2017-02-23 19:29:07 +01:00
|
|
|
#include "tcg-mo.h"
|
2013-08-20 23:41:29 +02:00
|
|
|
#include "tcg-target.h"
|
2018-08-16 01:31:47 +02:00
|
|
|
#include "qemu/int128.h"
|
2013-08-20 23:41:29 +02:00
|
|
|
|
2016-03-15 13:16:36 +01:00
|
|
|
/* XXX: make safe guess about sizes */
|
|
|
|
#define MAX_OP_PER_INSTR 266
|
|
|
|
|
|
|
|
#if HOST_LONG_BITS == 32
|
|
|
|
#define MAX_OPC_PARAM_PER_ARG 2
|
|
|
|
#else
|
|
|
|
#define MAX_OPC_PARAM_PER_ARG 1
|
|
|
|
#endif
|
2017-12-13 23:52:57 +01:00
|
|
|
#define MAX_OPC_PARAM_IARGS 6
|
2016-03-15 13:16:36 +01:00
|
|
|
#define MAX_OPC_PARAM_OARGS 1
|
|
|
|
#define MAX_OPC_PARAM_ARGS (MAX_OPC_PARAM_IARGS + MAX_OPC_PARAM_OARGS)
|
|
|
|
|
|
|
|
/* A Call op needs up to 4 + 2N parameters on 32-bit archs,
|
|
|
|
* and up to 4 + N parameters on 64-bit archs
|
|
|
|
* (N = number of input arguments + output arguments). */
|
|
|
|
#define MAX_OPC_PARAM (4 + (MAX_OPC_PARAM_PER_ARG * MAX_OPC_PARAM_ARGS))
|
|
|
|
|
2015-05-31 08:11:34 +02:00
|
|
|
#define CPU_TEMP_BUF_NLONGS 128
|
|
|
|
|
2013-08-20 23:41:29 +02:00
|
|
|
/* Default target word size to pointer size. */
|
|
|
|
#ifndef TCG_TARGET_REG_BITS
|
|
|
|
# if UINTPTR_MAX == UINT32_MAX
|
|
|
|
# define TCG_TARGET_REG_BITS 32
|
|
|
|
# elif UINTPTR_MAX == UINT64_MAX
|
|
|
|
# define TCG_TARGET_REG_BITS 64
|
|
|
|
# else
|
|
|
|
# error Unknown pointer size for tcg target
|
|
|
|
# endif
|
2011-09-17 22:00:27 +02:00
|
|
|
#endif
|
|
|
|
|
2008-02-01 11:05:41 +01:00
|
|
|
#if TCG_TARGET_REG_BITS == 32
|
|
|
|
typedef int32_t tcg_target_long;
|
|
|
|
typedef uint32_t tcg_target_ulong;
|
|
|
|
#define TCG_PRIlx PRIx32
|
|
|
|
#define TCG_PRIld PRId32
|
|
|
|
#elif TCG_TARGET_REG_BITS == 64
|
|
|
|
typedef int64_t tcg_target_long;
|
|
|
|
typedef uint64_t tcg_target_ulong;
|
|
|
|
#define TCG_PRIlx PRIx64
|
|
|
|
#define TCG_PRIld PRId64
|
|
|
|
#else
|
|
|
|
#error unsupported
|
|
|
|
#endif
|
|
|
|
|
2017-02-23 19:29:08 +01:00
|
|
|
/* Oversized TCG guests make things like MTTCG hard
|
|
|
|
* as we can't use atomics for cputlb updates.
|
|
|
|
*/
|
|
|
|
#if TARGET_LONG_BITS > TCG_TARGET_REG_BITS
|
|
|
|
#define TCG_OVERSIZED_GUEST 1
|
|
|
|
#else
|
|
|
|
#define TCG_OVERSIZED_GUEST 0
|
|
|
|
#endif
|
|
|
|
|
2008-02-01 11:05:41 +01:00
|
|
|
#if TCG_TARGET_NB_REGS <= 32
|
|
|
|
typedef uint32_t TCGRegSet;
|
|
|
|
#elif TCG_TARGET_NB_REGS <= 64
|
|
|
|
typedef uint64_t TCGRegSet;
|
|
|
|
#else
|
|
|
|
#error unsupported
|
|
|
|
#endif
|
|
|
|
|
2011-08-17 23:11:46 +02:00
|
|
|
#if TCG_TARGET_REG_BITS == 32
|
2013-02-20 08:51:49 +01:00
|
|
|
/* Turn some undef macros into false macros. */
|
2015-07-24 16:16:00 +02:00
|
|
|
#define TCG_TARGET_HAS_extrl_i64_i32 0
|
|
|
|
#define TCG_TARGET_HAS_extrh_i64_i32 0
|
2011-08-17 23:11:46 +02:00
|
|
|
#define TCG_TARGET_HAS_div_i64 0
|
2013-03-12 06:41:47 +01:00
|
|
|
#define TCG_TARGET_HAS_rem_i64 0
|
2011-08-17 23:11:46 +02:00
|
|
|
#define TCG_TARGET_HAS_div2_i64 0
|
|
|
|
#define TCG_TARGET_HAS_rot_i64 0
|
|
|
|
#define TCG_TARGET_HAS_ext8s_i64 0
|
|
|
|
#define TCG_TARGET_HAS_ext16s_i64 0
|
|
|
|
#define TCG_TARGET_HAS_ext32s_i64 0
|
|
|
|
#define TCG_TARGET_HAS_ext8u_i64 0
|
|
|
|
#define TCG_TARGET_HAS_ext16u_i64 0
|
|
|
|
#define TCG_TARGET_HAS_ext32u_i64 0
|
|
|
|
#define TCG_TARGET_HAS_bswap16_i64 0
|
|
|
|
#define TCG_TARGET_HAS_bswap32_i64 0
|
|
|
|
#define TCG_TARGET_HAS_bswap64_i64 0
|
|
|
|
#define TCG_TARGET_HAS_neg_i64 0
|
|
|
|
#define TCG_TARGET_HAS_not_i64 0
|
|
|
|
#define TCG_TARGET_HAS_andc_i64 0
|
|
|
|
#define TCG_TARGET_HAS_orc_i64 0
|
|
|
|
#define TCG_TARGET_HAS_eqv_i64 0
|
|
|
|
#define TCG_TARGET_HAS_nand_i64 0
|
|
|
|
#define TCG_TARGET_HAS_nor_i64 0
|
2016-11-16 09:23:28 +01:00
|
|
|
#define TCG_TARGET_HAS_clz_i64 0
|
|
|
|
#define TCG_TARGET_HAS_ctz_i64 0
|
2016-11-21 11:13:39 +01:00
|
|
|
#define TCG_TARGET_HAS_ctpop_i64 0
|
2011-08-17 23:11:46 +02:00
|
|
|
#define TCG_TARGET_HAS_deposit_i64 0
|
2016-10-14 19:04:32 +02:00
|
|
|
#define TCG_TARGET_HAS_extract_i64 0
|
|
|
|
#define TCG_TARGET_HAS_sextract_i64 0
|
2019-02-25 19:29:25 +01:00
|
|
|
#define TCG_TARGET_HAS_extract2_i64 0
|
2012-09-21 19:13:34 +02:00
|
|
|
#define TCG_TARGET_HAS_movcond_i64 0
|
2013-02-20 08:51:52 +01:00
|
|
|
#define TCG_TARGET_HAS_add2_i64 0
|
|
|
|
#define TCG_TARGET_HAS_sub2_i64 0
|
|
|
|
#define TCG_TARGET_HAS_mulu2_i64 0
|
2013-02-20 08:51:53 +01:00
|
|
|
#define TCG_TARGET_HAS_muls2_i64 0
|
2013-08-14 23:35:56 +02:00
|
|
|
#define TCG_TARGET_HAS_muluh_i64 0
|
|
|
|
#define TCG_TARGET_HAS_mulsh_i64 0
|
2013-02-20 08:51:49 +01:00
|
|
|
/* Turn some undef macros into true macros. */
|
|
|
|
#define TCG_TARGET_HAS_add2_i32 1
|
|
|
|
#define TCG_TARGET_HAS_sub2_i32 1
|
2011-08-17 23:11:46 +02:00
|
|
|
#endif
|
|
|
|
|
2011-09-29 18:52:11 +02:00
|
|
|
#ifndef TCG_TARGET_deposit_i32_valid
|
|
|
|
#define TCG_TARGET_deposit_i32_valid(ofs, len) 1
|
|
|
|
#endif
|
|
|
|
#ifndef TCG_TARGET_deposit_i64_valid
|
|
|
|
#define TCG_TARGET_deposit_i64_valid(ofs, len) 1
|
|
|
|
#endif
|
2016-10-14 19:04:32 +02:00
|
|
|
#ifndef TCG_TARGET_extract_i32_valid
|
|
|
|
#define TCG_TARGET_extract_i32_valid(ofs, len) 1
|
|
|
|
#endif
|
|
|
|
#ifndef TCG_TARGET_extract_i64_valid
|
|
|
|
#define TCG_TARGET_extract_i64_valid(ofs, len) 1
|
|
|
|
#endif
|
2011-09-29 18:52:11 +02:00
|
|
|
|
2011-08-17 23:11:46 +02:00
|
|
|
/* Only one of DIV or DIV2 should be defined. */
|
|
|
|
#if defined(TCG_TARGET_HAS_div_i32)
|
|
|
|
#define TCG_TARGET_HAS_div2_i32 0
|
|
|
|
#elif defined(TCG_TARGET_HAS_div2_i32)
|
|
|
|
#define TCG_TARGET_HAS_div_i32 0
|
2013-03-12 06:41:47 +01:00
|
|
|
#define TCG_TARGET_HAS_rem_i32 0
|
2011-08-17 23:11:46 +02:00
|
|
|
#endif
|
|
|
|
#if defined(TCG_TARGET_HAS_div_i64)
|
|
|
|
#define TCG_TARGET_HAS_div2_i64 0
|
|
|
|
#elif defined(TCG_TARGET_HAS_div2_i64)
|
|
|
|
#define TCG_TARGET_HAS_div_i64 0
|
2013-03-12 06:41:47 +01:00
|
|
|
#define TCG_TARGET_HAS_rem_i64 0
|
2011-08-17 23:11:46 +02:00
|
|
|
#endif
|
|
|
|
|
2014-03-26 18:59:14 +01:00
|
|
|
/* For 32-bit targets, some sort of unsigned widening multiply is required. */
|
|
|
|
#if TCG_TARGET_REG_BITS == 32 \
|
|
|
|
&& !(defined(TCG_TARGET_HAS_mulu2_i32) \
|
|
|
|
|| defined(TCG_TARGET_HAS_muluh_i32))
|
|
|
|
# error "Missing unsigned widening multiply"
|
|
|
|
#endif
|
|
|
|
|
2017-09-14 22:53:46 +02:00
|
|
|
#if !defined(TCG_TARGET_HAS_v64) \
|
|
|
|
&& !defined(TCG_TARGET_HAS_v128) \
|
|
|
|
&& !defined(TCG_TARGET_HAS_v256)
|
|
|
|
#define TCG_TARGET_MAYBE_vec 0
|
2019-04-18 01:53:02 +02:00
|
|
|
#define TCG_TARGET_HAS_abs_vec 0
|
2017-09-14 22:53:46 +02:00
|
|
|
#define TCG_TARGET_HAS_neg_vec 0
|
|
|
|
#define TCG_TARGET_HAS_not_vec 0
|
|
|
|
#define TCG_TARGET_HAS_andc_vec 0
|
|
|
|
#define TCG_TARGET_HAS_orc_vec 0
|
2017-11-17 14:35:11 +01:00
|
|
|
#define TCG_TARGET_HAS_shi_vec 0
|
|
|
|
#define TCG_TARGET_HAS_shs_vec 0
|
|
|
|
#define TCG_TARGET_HAS_shv_vec 0
|
2017-11-21 10:11:14 +01:00
|
|
|
#define TCG_TARGET_HAS_mul_vec 0
|
2018-12-18 03:01:47 +01:00
|
|
|
#define TCG_TARGET_HAS_sat_vec 0
|
2018-12-18 04:35:46 +01:00
|
|
|
#define TCG_TARGET_HAS_minmax_vec 0
|
2019-04-30 20:02:23 +02:00
|
|
|
#define TCG_TARGET_HAS_bitsel_vec 0
|
2019-04-30 22:01:12 +02:00
|
|
|
#define TCG_TARGET_HAS_cmpsel_vec 0
|
2017-09-14 22:53:46 +02:00
|
|
|
#else
|
|
|
|
#define TCG_TARGET_MAYBE_vec 1
|
|
|
|
#endif
|
|
|
|
#ifndef TCG_TARGET_HAS_v64
|
|
|
|
#define TCG_TARGET_HAS_v64 0
|
|
|
|
#endif
|
|
|
|
#ifndef TCG_TARGET_HAS_v128
|
|
|
|
#define TCG_TARGET_HAS_v128 0
|
|
|
|
#endif
|
|
|
|
#ifndef TCG_TARGET_HAS_v256
|
|
|
|
#define TCG_TARGET_HAS_v256 0
|
|
|
|
#endif
|
|
|
|
|
2015-08-30 18:21:33 +02:00
|
|
|
#ifndef TARGET_INSN_START_EXTRA_WORDS
|
|
|
|
# define TARGET_INSN_START_WORDS 1
|
|
|
|
#else
|
|
|
|
# define TARGET_INSN_START_WORDS (1 + TARGET_INSN_START_EXTRA_WORDS)
|
|
|
|
#endif
|
|
|
|
|
2010-03-19 19:12:29 +01:00
|
|
|
typedef enum TCGOpcode {
|
2010-06-03 19:40:04 +02:00
|
|
|
#define DEF(name, oargs, iargs, cargs, flags) INDEX_op_ ## name,
|
2008-02-01 11:05:41 +01:00
|
|
|
#include "tcg-opc.h"
|
|
|
|
#undef DEF
|
|
|
|
NB_OPS,
|
2010-03-19 19:12:29 +01:00
|
|
|
} TCGOpcode;
|
2008-02-01 11:05:41 +01:00
|
|
|
|
2017-09-11 21:50:42 +02:00
|
|
|
#define tcg_regset_set_reg(d, r) ((d) |= (TCGRegSet)1 << (r))
|
|
|
|
#define tcg_regset_reset_reg(d, r) ((d) &= ~((TCGRegSet)1 << (r)))
|
|
|
|
#define tcg_regset_test_reg(d, r) (((d) >> (r)) & 1)
|
2008-02-01 11:05:41 +01:00
|
|
|
|
2014-03-28 20:56:22 +01:00
|
|
|
#ifndef TCG_TARGET_INSN_UNIT_SIZE
|
2014-04-28 21:01:23 +02:00
|
|
|
# error "Missing TCG_TARGET_INSN_UNIT_SIZE"
|
|
|
|
#elif TCG_TARGET_INSN_UNIT_SIZE == 1
|
2014-03-28 20:56:22 +01:00
|
|
|
typedef uint8_t tcg_insn_unit;
|
|
|
|
#elif TCG_TARGET_INSN_UNIT_SIZE == 2
|
|
|
|
typedef uint16_t tcg_insn_unit;
|
|
|
|
#elif TCG_TARGET_INSN_UNIT_SIZE == 4
|
|
|
|
typedef uint32_t tcg_insn_unit;
|
|
|
|
#elif TCG_TARGET_INSN_UNIT_SIZE == 8
|
|
|
|
typedef uint64_t tcg_insn_unit;
|
|
|
|
#else
|
|
|
|
/* The port better have done this. */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
2016-07-15 18:27:40 +02:00
|
|
|
#if defined CONFIG_DEBUG_TCG || defined QEMU_STATIC_ANALYSIS
|
2016-06-23 20:16:46 +02:00
|
|
|
# define tcg_debug_assert(X) do { assert(X); } while (0)
|
2018-12-03 13:48:19 +01:00
|
|
|
#else
|
2016-06-23 20:16:46 +02:00
|
|
|
# define tcg_debug_assert(X) \
|
|
|
|
do { if (!(X)) { __builtin_unreachable(); } } while (0)
|
|
|
|
#endif
|
|
|
|
|
2019-04-21 22:34:35 +02:00
|
|
|
typedef struct TCGRelocation TCGRelocation;
|
|
|
|
struct TCGRelocation {
|
|
|
|
QSIMPLEQ_ENTRY(TCGRelocation) next;
|
2014-03-28 20:56:22 +01:00
|
|
|
tcg_insn_unit *ptr;
|
2013-08-21 00:30:10 +02:00
|
|
|
intptr_t addend;
|
2019-04-21 22:34:35 +02:00
|
|
|
int type;
|
|
|
|
};
|
2008-02-01 11:05:41 +01:00
|
|
|
|
2019-02-07 14:26:40 +01:00
|
|
|
typedef struct TCGLabel TCGLabel;
|
|
|
|
struct TCGLabel {
|
|
|
|
unsigned present : 1;
|
2015-02-14 03:51:05 +01:00
|
|
|
unsigned has_value : 1;
|
2019-02-07 14:26:40 +01:00
|
|
|
unsigned id : 14;
|
2018-11-26 21:47:28 +01:00
|
|
|
unsigned refs : 16;
|
2008-02-01 11:05:41 +01:00
|
|
|
union {
|
2013-08-21 00:30:10 +02:00
|
|
|
uintptr_t value;
|
2014-03-28 20:56:22 +01:00
|
|
|
tcg_insn_unit *value_ptr;
|
2008-02-01 11:05:41 +01:00
|
|
|
} u;
|
2019-04-21 22:34:35 +02:00
|
|
|
QSIMPLEQ_HEAD(, TCGRelocation) relocs;
|
2019-02-07 14:26:40 +01:00
|
|
|
QSIMPLEQ_ENTRY(TCGLabel) next;
|
|
|
|
};
|
2008-02-01 11:05:41 +01:00
|
|
|
|
|
|
|
typedef struct TCGPool {
|
|
|
|
struct TCGPool *next;
|
2008-05-19 18:32:18 +02:00
|
|
|
int size;
|
|
|
|
uint8_t data[0] __attribute__ ((aligned));
|
2008-02-01 11:05:41 +01:00
|
|
|
} TCGPool;
|
|
|
|
|
|
|
|
#define TCG_POOL_CHUNK_SIZE 32768
|
|
|
|
|
2008-03-16 20:21:07 +01:00
|
|
|
#define TCG_MAX_TEMPS 512
|
2015-08-31 23:34:41 +02:00
|
|
|
#define TCG_MAX_INSNS 512
|
2008-02-01 11:05:41 +01:00
|
|
|
|
2008-05-10 12:52:05 +02:00
|
|
|
/* when the size of the arguments of a called function is smaller than
|
|
|
|
this value, they are statically allocated in the TB stack frame */
|
|
|
|
#define TCG_STATIC_CALL_ARGS_SIZE 128
|
|
|
|
|
2010-03-19 19:36:30 +01:00
|
|
|
typedef enum TCGType {
|
|
|
|
TCG_TYPE_I32,
|
|
|
|
TCG_TYPE_I64,
|
2017-09-14 22:53:46 +02:00
|
|
|
|
|
|
|
TCG_TYPE_V64,
|
|
|
|
TCG_TYPE_V128,
|
|
|
|
TCG_TYPE_V256,
|
|
|
|
|
2010-03-19 19:36:30 +01:00
|
|
|
TCG_TYPE_COUNT, /* number of different types */
|
2008-02-01 11:05:41 +01:00
|
|
|
|
2010-06-03 02:26:55 +02:00
|
|
|
/* An alias for the size of the host register. */
|
2008-02-01 11:05:41 +01:00
|
|
|
#if TCG_TARGET_REG_BITS == 32
|
2010-06-03 02:26:55 +02:00
|
|
|
TCG_TYPE_REG = TCG_TYPE_I32,
|
2010-03-19 19:36:30 +01:00
|
|
|
#else
|
2010-06-03 02:26:55 +02:00
|
|
|
TCG_TYPE_REG = TCG_TYPE_I64,
|
2010-03-19 19:36:30 +01:00
|
|
|
#endif
|
2010-06-03 02:26:55 +02:00
|
|
|
|
2013-08-20 23:48:46 +02:00
|
|
|
/* An alias for the size of the native pointer. */
|
|
|
|
#if UINTPTR_MAX == UINT32_MAX
|
|
|
|
TCG_TYPE_PTR = TCG_TYPE_I32,
|
|
|
|
#else
|
|
|
|
TCG_TYPE_PTR = TCG_TYPE_I64,
|
|
|
|
#endif
|
2010-06-03 02:26:55 +02:00
|
|
|
|
|
|
|
/* An alias for the size of the target "long", aka register. */
|
2010-03-19 19:36:30 +01:00
|
|
|
#if TARGET_LONG_BITS == 64
|
|
|
|
TCG_TYPE_TL = TCG_TYPE_I64,
|
2008-02-01 11:05:41 +01:00
|
|
|
#else
|
2010-03-19 19:36:30 +01:00
|
|
|
TCG_TYPE_TL = TCG_TYPE_I32,
|
2008-02-01 11:05:41 +01:00
|
|
|
#endif
|
2010-03-19 19:36:30 +01:00
|
|
|
} TCGType;
|
2008-02-01 11:05:41 +01:00
|
|
|
|
2013-09-03 22:52:19 +02:00
|
|
|
/* Constants for qemu_ld and qemu_st for the Memory Operation field. */
|
|
|
|
typedef enum TCGMemOp {
|
|
|
|
MO_8 = 0,
|
|
|
|
MO_16 = 1,
|
|
|
|
MO_32 = 2,
|
|
|
|
MO_64 = 3,
|
|
|
|
MO_SIZE = 3, /* Mask for the above. */
|
|
|
|
|
|
|
|
MO_SIGN = 4, /* Sign-extended, otherwise zero-extended. */
|
|
|
|
|
|
|
|
MO_BSWAP = 8, /* Host reverse endian. */
|
|
|
|
#ifdef HOST_WORDS_BIGENDIAN
|
|
|
|
MO_LE = MO_BSWAP,
|
|
|
|
MO_BE = 0,
|
|
|
|
#else
|
|
|
|
MO_LE = 0,
|
|
|
|
MO_BE = MO_BSWAP,
|
|
|
|
#endif
|
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
|
|
MO_TE = MO_BE,
|
|
|
|
#else
|
|
|
|
MO_TE = MO_LE,
|
|
|
|
#endif
|
|
|
|
|
2015-05-13 20:25:20 +02:00
|
|
|
/* MO_UNALN accesses are never checked for alignment.
|
2016-06-23 20:16:46 +02:00
|
|
|
* MO_ALIGN accesses will result in a call to the CPU's
|
|
|
|
* do_unaligned_access hook if the guest address is not aligned.
|
|
|
|
* The default depends on whether the target CPU defines ALIGNED_ONLY.
|
2016-07-14 21:43:06 +02:00
|
|
|
*
|
2016-06-23 20:16:46 +02:00
|
|
|
* Some architectures (e.g. ARMv8) need the address which is aligned
|
|
|
|
* to a size more than the size of the memory access.
|
2016-07-14 21:43:06 +02:00
|
|
|
* Some architectures (e.g. SPARCv9) need an address which is aligned,
|
|
|
|
* but less strictly than the natural alignment.
|
|
|
|
*
|
|
|
|
* MO_ALIGN supposes the alignment size is the size of a memory access.
|
|
|
|
*
|
2016-06-23 20:16:46 +02:00
|
|
|
* There are three options:
|
|
|
|
* - unaligned access permitted (MO_UNALN).
|
2016-07-14 21:43:06 +02:00
|
|
|
* - an alignment to the size of an access (MO_ALIGN);
|
|
|
|
* - an alignment to a specified size, which may be more or less than
|
|
|
|
* the access size (MO_ALIGN_x where 'x' is a size in bytes);
|
2016-06-23 20:16:46 +02:00
|
|
|
*/
|
|
|
|
MO_ASHIFT = 4,
|
|
|
|
MO_AMASK = 7 << MO_ASHIFT,
|
2015-05-13 20:25:20 +02:00
|
|
|
#ifdef ALIGNED_ONLY
|
|
|
|
MO_ALIGN = 0,
|
|
|
|
MO_UNALN = MO_AMASK,
|
|
|
|
#else
|
|
|
|
MO_ALIGN = MO_AMASK,
|
|
|
|
MO_UNALN = 0,
|
|
|
|
#endif
|
2016-06-23 20:16:46 +02:00
|
|
|
MO_ALIGN_2 = 1 << MO_ASHIFT,
|
|
|
|
MO_ALIGN_4 = 2 << MO_ASHIFT,
|
|
|
|
MO_ALIGN_8 = 3 << MO_ASHIFT,
|
|
|
|
MO_ALIGN_16 = 4 << MO_ASHIFT,
|
|
|
|
MO_ALIGN_32 = 5 << MO_ASHIFT,
|
|
|
|
MO_ALIGN_64 = 6 << MO_ASHIFT,
|
2015-05-13 20:25:20 +02:00
|
|
|
|
2013-09-03 22:52:19 +02:00
|
|
|
/* Combinations of the above, for ease of use. */
|
|
|
|
MO_UB = MO_8,
|
|
|
|
MO_UW = MO_16,
|
|
|
|
MO_UL = MO_32,
|
|
|
|
MO_SB = MO_SIGN | MO_8,
|
|
|
|
MO_SW = MO_SIGN | MO_16,
|
|
|
|
MO_SL = MO_SIGN | MO_32,
|
|
|
|
MO_Q = MO_64,
|
|
|
|
|
|
|
|
MO_LEUW = MO_LE | MO_UW,
|
|
|
|
MO_LEUL = MO_LE | MO_UL,
|
|
|
|
MO_LESW = MO_LE | MO_SW,
|
|
|
|
MO_LESL = MO_LE | MO_SL,
|
|
|
|
MO_LEQ = MO_LE | MO_Q,
|
|
|
|
|
|
|
|
MO_BEUW = MO_BE | MO_UW,
|
|
|
|
MO_BEUL = MO_BE | MO_UL,
|
|
|
|
MO_BESW = MO_BE | MO_SW,
|
|
|
|
MO_BESL = MO_BE | MO_SL,
|
|
|
|
MO_BEQ = MO_BE | MO_Q,
|
|
|
|
|
|
|
|
MO_TEUW = MO_TE | MO_UW,
|
|
|
|
MO_TEUL = MO_TE | MO_UL,
|
|
|
|
MO_TESW = MO_TE | MO_SW,
|
|
|
|
MO_TESL = MO_TE | MO_SL,
|
|
|
|
MO_TEQ = MO_TE | MO_Q,
|
|
|
|
|
|
|
|
MO_SSIZE = MO_SIZE | MO_SIGN,
|
|
|
|
} TCGMemOp;
|
|
|
|
|
2016-06-23 20:16:46 +02:00
|
|
|
/**
|
|
|
|
* get_alignment_bits
|
|
|
|
* @memop: TCGMemOp value
|
|
|
|
*
|
|
|
|
* Extract the alignment size from the memop.
|
|
|
|
*/
|
2016-07-14 21:43:06 +02:00
|
|
|
static inline unsigned get_alignment_bits(TCGMemOp memop)
|
2016-06-23 20:16:46 +02:00
|
|
|
{
|
2016-07-14 21:43:06 +02:00
|
|
|
unsigned a = memop & MO_AMASK;
|
2016-06-23 20:16:46 +02:00
|
|
|
|
|
|
|
if (a == MO_UNALN) {
|
2016-07-14 21:43:06 +02:00
|
|
|
/* No alignment required. */
|
|
|
|
a = 0;
|
2016-06-23 20:16:46 +02:00
|
|
|
} else if (a == MO_ALIGN) {
|
2016-07-14 21:43:06 +02:00
|
|
|
/* A natural alignment requirement. */
|
|
|
|
a = memop & MO_SIZE;
|
2016-06-23 20:16:46 +02:00
|
|
|
} else {
|
2016-07-14 21:43:06 +02:00
|
|
|
/* A specific alignment requirement. */
|
|
|
|
a = a >> MO_ASHIFT;
|
2016-06-23 20:16:46 +02:00
|
|
|
}
|
|
|
|
#if defined(CONFIG_SOFTMMU)
|
|
|
|
/* The requested alignment cannot overlap the TLB flags. */
|
2016-07-14 21:43:06 +02:00
|
|
|
tcg_debug_assert((TLB_FLAGS_MASK & ((1 << a) - 1)) == 0);
|
2016-06-23 20:16:46 +02:00
|
|
|
#endif
|
2016-07-14 21:43:06 +02:00
|
|
|
return a;
|
2016-06-23 20:16:46 +02:00
|
|
|
}
|
|
|
|
|
2008-02-01 11:05:41 +01:00
|
|
|
typedef tcg_target_ulong TCGArg;
|
|
|
|
|
2016-10-21 18:38:42 +02:00
|
|
|
/* Define type and accessor macros for TCG variables.
|
|
|
|
|
|
|
|
TCG variables are the inputs and outputs of TCG ops, as described
|
|
|
|
in tcg/README. Target CPU front-end code uses these types to deal
|
|
|
|
with TCG variables as it emits TCG code via the tcg_gen_* functions.
|
|
|
|
They come in several flavours:
|
|
|
|
* TCGv_i32 : 32 bit integer type
|
|
|
|
* TCGv_i64 : 64 bit integer type
|
|
|
|
* TCGv_ptr : a host pointer type
|
2017-09-14 22:53:46 +02:00
|
|
|
* TCGv_vec : a host vector type; the exact size is not exposed
|
|
|
|
to the CPU front-end code.
|
2016-10-21 18:38:42 +02:00
|
|
|
* TCGv : an integer type the same size as target_ulong
|
|
|
|
(an alias for either TCGv_i32 or TCGv_i64)
|
|
|
|
The compiler's type checking will complain if you mix them
|
|
|
|
up and pass the wrong sized TCGv to a function.
|
|
|
|
|
|
|
|
Users of tcg_gen_* don't need to know about any of the internal
|
|
|
|
details of these, and should treat them as opaque types.
|
|
|
|
You won't be able to look inside them in a debugger either.
|
|
|
|
|
|
|
|
Internal implementation details follow:
|
|
|
|
|
|
|
|
Note that there is no definition of the structs TCGv_i32_d etc anywhere.
|
|
|
|
This is deliberate, because the values we store in variables of type
|
|
|
|
TCGv_i32 are not really pointers-to-structures. They're just small
|
|
|
|
integers, but keeping them in pointer types like this means that the
|
|
|
|
compiler will complain if you accidentally pass a TCGv_i32 to a
|
|
|
|
function which takes a TCGv_i64, and so on. Only the internals of
|
2017-10-20 09:30:24 +02:00
|
|
|
TCG need to care about the actual contents of the types. */
|
2008-02-03 20:56:33 +01:00
|
|
|
|
2014-09-16 18:51:46 +02:00
|
|
|
typedef struct TCGv_i32_d *TCGv_i32;
|
|
|
|
typedef struct TCGv_i64_d *TCGv_i64;
|
|
|
|
typedef struct TCGv_ptr_d *TCGv_ptr;
|
2017-09-14 22:53:46 +02:00
|
|
|
typedef struct TCGv_vec_d *TCGv_vec;
|
2016-02-25 17:43:15 +01:00
|
|
|
typedef TCGv_ptr TCGv_env;
|
2016-02-25 17:43:21 +01:00
|
|
|
#if TARGET_LONG_BITS == 32
|
|
|
|
#define TCGv TCGv_i32
|
|
|
|
#elif TARGET_LONG_BITS == 64
|
|
|
|
#define TCGv TCGv_i64
|
|
|
|
#else
|
|
|
|
#error Unhandled TARGET_LONG_BITS value
|
|
|
|
#endif
|
2008-02-03 20:56:33 +01:00
|
|
|
|
2008-02-01 11:05:41 +01:00
|
|
|
/* call flags */
|
2012-10-09 21:53:08 +02:00
|
|
|
/* Helper does not read globals (either directly or through an exception). It
|
|
|
|
implies TCG_CALL_NO_WRITE_GLOBALS. */
|
2018-11-26 19:37:34 +01:00
|
|
|
#define TCG_CALL_NO_READ_GLOBALS 0x0001
|
2012-10-09 21:53:08 +02:00
|
|
|
/* Helper does not write globals */
|
2018-11-26 19:37:34 +01:00
|
|
|
#define TCG_CALL_NO_WRITE_GLOBALS 0x0002
|
2012-10-09 21:53:08 +02:00
|
|
|
/* Helper can be safely suppressed if the return value is not used. */
|
2018-11-26 19:37:34 +01:00
|
|
|
#define TCG_CALL_NO_SIDE_EFFECTS 0x0004
|
2018-11-26 20:32:38 +01:00
|
|
|
/* Helper is QEMU_NORETURN. */
|
|
|
|
#define TCG_CALL_NO_RETURN 0x0008
|
2012-10-09 21:53:08 +02:00
|
|
|
|
|
|
|
/* convenience version of most used call flags */
|
|
|
|
#define TCG_CALL_NO_RWG TCG_CALL_NO_READ_GLOBALS
|
|
|
|
#define TCG_CALL_NO_WG TCG_CALL_NO_WRITE_GLOBALS
|
|
|
|
#define TCG_CALL_NO_SE TCG_CALL_NO_SIDE_EFFECTS
|
|
|
|
#define TCG_CALL_NO_RWG_SE (TCG_CALL_NO_RWG | TCG_CALL_NO_SE)
|
|
|
|
#define TCG_CALL_NO_WG_SE (TCG_CALL_NO_WG | TCG_CALL_NO_SE)
|
|
|
|
|
2017-10-20 21:08:19 +02:00
|
|
|
/* Used to align parameters. See the comment before tcgv_i32_temp. */
|
|
|
|
#define TCG_CALL_DUMMY_ARG ((TCGArg)0)
|
2008-05-22 16:59:57 +02:00
|
|
|
|
2012-11-02 08:29:53 +01:00
|
|
|
/* Conditions. Note that these are laid out for easy manipulation by
|
|
|
|
the functions below:
|
2012-09-24 23:21:40 +02:00
|
|
|
bit 0 is used for inverting;
|
|
|
|
bit 1 is signed,
|
|
|
|
bit 2 is unsigned,
|
|
|
|
bit 3 is used with bit 0 for swapping signed/unsigned. */
|
2008-02-01 11:05:41 +01:00
|
|
|
typedef enum {
|
2012-09-24 23:21:40 +02:00
|
|
|
/* non-signed */
|
|
|
|
TCG_COND_NEVER = 0 | 0 | 0 | 0,
|
|
|
|
TCG_COND_ALWAYS = 0 | 0 | 0 | 1,
|
|
|
|
TCG_COND_EQ = 8 | 0 | 0 | 0,
|
|
|
|
TCG_COND_NE = 8 | 0 | 0 | 1,
|
|
|
|
/* signed */
|
|
|
|
TCG_COND_LT = 0 | 0 | 2 | 0,
|
|
|
|
TCG_COND_GE = 0 | 0 | 2 | 1,
|
|
|
|
TCG_COND_LE = 8 | 0 | 2 | 0,
|
|
|
|
TCG_COND_GT = 8 | 0 | 2 | 1,
|
2008-02-01 11:05:41 +01:00
|
|
|
/* unsigned */
|
2012-09-24 23:21:40 +02:00
|
|
|
TCG_COND_LTU = 0 | 4 | 0 | 0,
|
|
|
|
TCG_COND_GEU = 0 | 4 | 0 | 1,
|
|
|
|
TCG_COND_LEU = 8 | 4 | 0 | 0,
|
|
|
|
TCG_COND_GTU = 8 | 4 | 0 | 1,
|
2008-02-01 11:05:41 +01:00
|
|
|
} TCGCond;
|
|
|
|
|
2010-02-09 21:33:09 +01:00
|
|
|
/* Invert the sense of the comparison. */
|
2010-01-07 19:15:20 +01:00
|
|
|
static inline TCGCond tcg_invert_cond(TCGCond c)
|
|
|
|
{
|
|
|
|
return (TCGCond)(c ^ 1);
|
|
|
|
}
|
|
|
|
|
2010-02-09 21:33:09 +01:00
|
|
|
/* Swap the operands in a comparison. */
|
|
|
|
static inline TCGCond tcg_swap_cond(TCGCond c)
|
|
|
|
{
|
2012-09-24 23:21:40 +02:00
|
|
|
return c & 6 ? (TCGCond)(c ^ 9) : c;
|
2010-02-09 21:33:09 +01:00
|
|
|
}
|
|
|
|
|
2012-09-24 23:21:41 +02:00
|
|
|
/* Create an "unsigned" version of a "signed" comparison. */
|
2009-12-27 10:09:41 +01:00
|
|
|
static inline TCGCond tcg_unsigned_cond(TCGCond c)
|
|
|
|
{
|
2012-09-24 23:21:40 +02:00
|
|
|
return c & 2 ? (TCGCond)(c ^ 6) : c;
|
2009-12-27 10:09:41 +01:00
|
|
|
}
|
|
|
|
|
2017-11-20 14:47:02 +01:00
|
|
|
/* Create a "signed" version of an "unsigned" comparison. */
|
|
|
|
static inline TCGCond tcg_signed_cond(TCGCond c)
|
|
|
|
{
|
|
|
|
return c & 4 ? (TCGCond)(c ^ 6) : c;
|
|
|
|
}
|
|
|
|
|
2012-09-24 23:21:41 +02:00
|
|
|
/* Must a comparison be considered unsigned? */
|
2012-09-24 23:21:39 +02:00
|
|
|
static inline bool is_unsigned_cond(TCGCond c)
|
|
|
|
{
|
2012-09-24 23:21:40 +02:00
|
|
|
return (c & 4) != 0;
|
2012-09-24 23:21:39 +02:00
|
|
|
}
|
|
|
|
|
2012-09-24 23:21:41 +02:00
|
|
|
/* Create a "high" version of a double-word comparison.
|
|
|
|
This removes equality from a LTE or GTE comparison. */
|
|
|
|
static inline TCGCond tcg_high_cond(TCGCond c)
|
|
|
|
{
|
|
|
|
switch (c) {
|
|
|
|
case TCG_COND_GE:
|
|
|
|
case TCG_COND_LE:
|
|
|
|
case TCG_COND_GEU:
|
|
|
|
case TCG_COND_LEU:
|
|
|
|
return (TCGCond)(c ^ 8);
|
|
|
|
default:
|
|
|
|
return c;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2015-04-03 02:07:53 +02:00
|
|
|
typedef enum TCGTempVal {
|
|
|
|
TEMP_VAL_DEAD,
|
|
|
|
TEMP_VAL_REG,
|
|
|
|
TEMP_VAL_MEM,
|
|
|
|
TEMP_VAL_CONST,
|
|
|
|
} TCGTempVal;
|
2008-02-01 11:05:41 +01:00
|
|
|
|
|
|
|
typedef struct TCGTemp {
|
2013-09-18 23:54:45 +02:00
|
|
|
TCGReg reg:8;
|
2015-04-03 02:07:53 +02:00
|
|
|
TCGTempVal val_type:8;
|
|
|
|
TCGType base_type:8;
|
|
|
|
TCGType type:8;
|
2008-02-01 11:05:41 +01:00
|
|
|
unsigned int fixed_reg:1;
|
2013-09-19 19:36:18 +02:00
|
|
|
unsigned int indirect_reg:1;
|
|
|
|
unsigned int indirect_base:1;
|
2008-02-01 11:05:41 +01:00
|
|
|
unsigned int mem_coherent:1;
|
|
|
|
unsigned int mem_allocated:1;
|
2016-11-02 18:20:15 +01:00
|
|
|
/* If true, the temp is saved across both basic blocks and
|
|
|
|
translation blocks. */
|
|
|
|
unsigned int temp_global:1;
|
|
|
|
/* If true, the temp is saved across basic blocks but dead
|
|
|
|
at the end of translation blocks. If false, the temp is
|
|
|
|
dead at the end of basic blocks. */
|
|
|
|
unsigned int temp_local:1;
|
|
|
|
unsigned int temp_allocated:1;
|
2015-04-03 02:07:53 +02:00
|
|
|
|
|
|
|
tcg_target_long val;
|
2013-09-18 23:12:53 +02:00
|
|
|
struct TCGTemp *mem_base;
|
2015-04-03 02:07:53 +02:00
|
|
|
intptr_t mem_offset;
|
2008-02-01 11:05:41 +01:00
|
|
|
const char *name;
|
2016-11-01 22:56:04 +01:00
|
|
|
|
|
|
|
/* Pass-specific information that can be stored for a temporary.
|
|
|
|
One word worth of integer data, and one pointer to data
|
|
|
|
allocated separately. */
|
|
|
|
uintptr_t state;
|
|
|
|
void *state_ptr;
|
2008-02-01 11:05:41 +01:00
|
|
|
} TCGTemp;
|
|
|
|
|
|
|
|
typedef struct TCGContext TCGContext;
|
|
|
|
|
2013-09-19 21:16:45 +02:00
|
|
|
typedef struct TCGTempSet {
|
|
|
|
unsigned long l[BITS_TO_LONGS(TCG_MAX_TEMPS)];
|
|
|
|
} TCGTempSet;
|
|
|
|
|
2016-06-23 00:46:09 +02:00
|
|
|
/* While we limit helpers to 6 arguments, for 32-bit hosts, with padding,
|
|
|
|
this imples a max of 6*2 (64-bit in) + 2 (64-bit out) = 14 operands.
|
|
|
|
There are never more than 2 outputs, which means that we can store all
|
|
|
|
dead + sync data within 16 bits. */
|
|
|
|
#define DEAD_ARG 4
|
|
|
|
#define SYNC_ARG 1
|
|
|
|
typedef uint16_t TCGLifeData;
|
|
|
|
|
2016-12-08 19:52:57 +01:00
|
|
|
/* The layout here is designed to avoid a bitfield crossing of
|
|
|
|
a 32-bit boundary, which would cause GCC to add extra padding. */
|
2014-09-19 22:49:15 +02:00
|
|
|
typedef struct TCGOp {
|
2016-06-23 05:43:29 +02:00
|
|
|
TCGOpcode opc : 8; /* 8 */
|
|
|
|
|
2017-11-14 13:02:51 +01:00
|
|
|
/* Parameters for this opcode. See below. */
|
|
|
|
unsigned param1 : 4; /* 12 */
|
|
|
|
unsigned param2 : 4; /* 16 */
|
2014-09-19 22:49:15 +02:00
|
|
|
|
2016-06-23 05:43:29 +02:00
|
|
|
/* Lifetime data of the operands. */
|
2017-11-02 15:19:14 +01:00
|
|
|
unsigned life : 16; /* 32 */
|
|
|
|
|
|
|
|
/* Next and previous opcodes. */
|
|
|
|
QTAILQ_ENTRY(TCGOp) link;
|
2016-12-08 19:52:57 +01:00
|
|
|
|
|
|
|
/* Arguments for the opcode. */
|
|
|
|
TCGArg args[MAX_OPC_PARAM];
|
2018-11-27 16:44:51 +01:00
|
|
|
|
|
|
|
/* Register preferences for the output(s). */
|
|
|
|
TCGRegSet output_pref[2];
|
2014-09-19 22:49:15 +02:00
|
|
|
} TCGOp;
|
|
|
|
|
2017-11-14 13:02:51 +01:00
|
|
|
#define TCGOP_CALLI(X) (X)->param1
|
|
|
|
#define TCGOP_CALLO(X) (X)->param2
|
|
|
|
|
2017-09-14 22:53:46 +02:00
|
|
|
#define TCGOP_VECL(X) (X)->param1
|
|
|
|
#define TCGOP_VECE(X) (X)->param2
|
|
|
|
|
2016-06-23 04:42:31 +02:00
|
|
|
/* Make sure operands fit in the bitfields above. */
|
|
|
|
QEMU_BUILD_BUG_ON(NB_OPS > (1 << 8));
|
2014-09-19 22:49:15 +02:00
|
|
|
|
2017-07-06 01:35:06 +02:00
|
|
|
typedef struct TCGProfile {
|
2018-10-10 16:48:53 +02:00
|
|
|
int64_t cpu_exec_time;
|
2017-07-06 01:35:06 +02:00
|
|
|
int64_t tb_count1;
|
|
|
|
int64_t tb_count;
|
|
|
|
int64_t op_count; /* total insn count */
|
|
|
|
int op_count_max; /* max insn per TB */
|
|
|
|
int temp_count_max;
|
2018-10-10 16:48:52 +02:00
|
|
|
int64_t temp_count;
|
2017-07-06 01:35:06 +02:00
|
|
|
int64_t del_op_count;
|
|
|
|
int64_t code_in_len;
|
|
|
|
int64_t code_out_len;
|
|
|
|
int64_t search_out_len;
|
|
|
|
int64_t interm_time;
|
|
|
|
int64_t code_time;
|
|
|
|
int64_t la_time;
|
|
|
|
int64_t opt_time;
|
|
|
|
int64_t restore_count;
|
|
|
|
int64_t restore_time;
|
|
|
|
int64_t table_op_count[NB_OPS];
|
|
|
|
} TCGProfile;
|
|
|
|
|
2008-02-01 11:05:41 +01:00
|
|
|
struct TCGContext {
|
|
|
|
uint8_t *pool_cur, *pool_end;
|
2012-03-02 10:22:17 +01:00
|
|
|
TCGPool *pool_first, *pool_current, *pool_first_large;
|
2008-02-01 11:05:41 +01:00
|
|
|
int nb_labels;
|
|
|
|
int nb_globals;
|
|
|
|
int nb_temps;
|
2016-06-24 05:34:33 +02:00
|
|
|
int nb_indirects;
|
2018-05-08 21:18:59 +02:00
|
|
|
int nb_ops;
|
2008-02-01 11:05:41 +01:00
|
|
|
|
|
|
|
/* goto_tb support */
|
2014-03-28 20:56:22 +01:00
|
|
|
tcg_insn_unit *code_buf;
|
2016-04-10 22:35:45 +02:00
|
|
|
uint16_t *tb_jmp_reset_offset; /* tb->jmp_reset_offset */
|
2017-08-01 07:02:31 +02:00
|
|
|
uintptr_t *tb_jmp_insn_offset; /* tb->jmp_target_arg if direct_jump */
|
|
|
|
uintptr_t *tb_jmp_target_addr; /* tb->jmp_target_arg if !direct_jump */
|
2008-02-01 11:05:41 +01:00
|
|
|
|
|
|
|
TCGRegSet reserved_regs;
|
2017-07-16 21:13:52 +02:00
|
|
|
uint32_t tb_cflags; /* cflags of the current TB */
|
2013-08-21 00:12:31 +02:00
|
|
|
intptr_t current_frame_offset;
|
|
|
|
intptr_t frame_start;
|
|
|
|
intptr_t frame_end;
|
2013-09-18 23:12:53 +02:00
|
|
|
TCGTemp *frame_temp;
|
2008-02-01 11:05:41 +01:00
|
|
|
|
2014-03-28 20:56:22 +01:00
|
|
|
tcg_insn_unit *code_ptr;
|
2008-02-01 11:05:41 +01:00
|
|
|
|
2008-05-23 11:52:20 +02:00
|
|
|
#ifdef CONFIG_PROFILER
|
2017-07-06 01:35:06 +02:00
|
|
|
TCGProfile prof;
|
2008-05-23 11:52:20 +02:00
|
|
|
#endif
|
2011-03-06 22:39:53 +01:00
|
|
|
|
|
|
|
#ifdef CONFIG_DEBUG_TCG
|
|
|
|
int temps_in_use;
|
2012-09-22 02:18:16 +02:00
|
|
|
int goto_tb_issue_mask;
|
2019-03-17 01:27:29 +01:00
|
|
|
const TCGOpcode *vecop_list;
|
2011-03-06 22:39:53 +01:00
|
|
|
#endif
|
2012-10-31 08:04:25 +01:00
|
|
|
|
2014-03-28 20:56:22 +01:00
|
|
|
/* Code generation. Note that we specifically do not use tcg_insn_unit
|
|
|
|
here, because there's too much arithmetic throughout that relies
|
|
|
|
on addition and subtraction working on bytes. Rely on the GCC
|
|
|
|
extension that allows arithmetic on void*. */
|
|
|
|
void *code_gen_prologue;
|
2017-04-27 05:29:14 +02:00
|
|
|
void *code_gen_epilogue;
|
2014-03-28 20:56:22 +01:00
|
|
|
void *code_gen_buffer;
|
2013-01-31 19:47:22 +01:00
|
|
|
size_t code_gen_buffer_size;
|
2014-03-28 20:56:22 +01:00
|
|
|
void *code_gen_ptr;
|
2017-07-30 22:13:21 +02:00
|
|
|
void *data_gen_ptr;
|
2013-01-31 19:47:22 +01:00
|
|
|
|
2015-09-22 22:01:15 +02:00
|
|
|
/* Threshold to flush the translated code buffer. */
|
|
|
|
void *code_gen_highwater;
|
|
|
|
|
2017-08-01 21:11:12 +02:00
|
|
|
size_t tb_phys_invalidate_count;
|
|
|
|
|
2016-06-09 19:31:41 +02:00
|
|
|
/* Track which vCPU triggers events */
|
|
|
|
CPUState *cpu; /* *_trans */
|
|
|
|
|
2017-07-30 21:30:41 +02:00
|
|
|
/* These structures are private to tcg-target.inc.c. */
|
|
|
|
#ifdef TCG_TARGET_NEED_LDST_LABELS
|
2018-12-06 11:58:10 +01:00
|
|
|
QSIMPLEQ_HEAD(, TCGLabelQemuLdst) ldst_labels;
|
2017-07-30 21:30:41 +02:00
|
|
|
#endif
|
2017-07-30 22:13:21 +02:00
|
|
|
#ifdef TCG_TARGET_NEED_POOL_LABELS
|
|
|
|
struct TCGLabelPoolData *pool_labels;
|
|
|
|
#endif
|
2014-09-19 22:49:15 +02:00
|
|
|
|
2017-07-04 19:54:21 +02:00
|
|
|
TCGLabel *exitreq_label;
|
|
|
|
|
2014-09-19 22:49:15 +02:00
|
|
|
TCGTempSet free_temps[TCG_TYPE_COUNT * 2];
|
|
|
|
TCGTemp temps[TCG_MAX_TEMPS]; /* globals first, temps after */
|
|
|
|
|
2018-12-06 13:10:34 +01:00
|
|
|
QTAILQ_HEAD(, TCGOp) ops, free_ops;
|
2019-04-21 22:34:35 +02:00
|
|
|
QSIMPLEQ_HEAD(, TCGLabel) labels;
|
2017-11-02 15:19:14 +01:00
|
|
|
|
2013-09-19 00:21:56 +02:00
|
|
|
/* Tells which temporary holds a given register.
|
|
|
|
It does not take into account fixed registers */
|
|
|
|
TCGTemp *reg_to_temp[TCG_TARGET_NB_REGS];
|
2014-09-19 22:49:15 +02:00
|
|
|
|
2015-09-02 04:11:45 +02:00
|
|
|
uint16_t gen_insn_end_off[TCG_MAX_INSNS];
|
|
|
|
target_ulong gen_insn_data[TCG_MAX_INSNS][TARGET_INSN_START_WORDS];
|
2008-02-01 11:05:41 +01:00
|
|
|
};
|
|
|
|
|
2017-07-12 23:15:52 +02:00
|
|
|
extern TCGContext tcg_init_ctx;
|
tcg: enable multiple TCG contexts in softmmu
This enables parallel TCG code generation. However, we do not take
advantage of it yet since tb_lock is still held during tb_gen_code.
In user-mode we use a single TCG context; see the documentation
added to tcg_region_init for the rationale.
Note that targets do not need any conversion: targets initialize a
TCGContext (e.g. defining TCG globals), and after this initialization
has finished, the context is cloned by the vCPU threads, each of
them keeping a separate copy.
TCG threads claim one entry in tcg_ctxs[] by atomically increasing
n_tcg_ctxs. Do not be too annoyed by the subsequent atomic_read's
of that variable and tcg_ctxs; they are there just to play nice with
analysis tools such as thread sanitizer.
Note that we do not allocate an array of contexts (we allocate
an array of pointers instead) because when tcg_context_init
is called, we do not know yet how many contexts we'll use since
the bool behind qemu_tcg_mttcg_enabled() isn't set yet.
Previous patches folded some TCG globals into TCGContext. The non-const
globals remaining are only set at init time, i.e. before the TCG
threads are spawned. Here is a list of these set-at-init-time globals
under tcg/:
Only written by tcg_context_init:
- indirect_reg_alloc_order
- tcg_op_defs
Only written by tcg_target_init (called from tcg_context_init):
- tcg_target_available_regs
- tcg_target_call_clobber_regs
- arm: arm_arch, use_idiv_instructions
- i386: have_cmov, have_bmi1, have_bmi2, have_lzcnt,
have_movbe, have_popcnt
- mips: use_movnz_instructions, use_mips32_instructions,
use_mips32r2_instructions, got_sigill (tcg_target_detect_isa)
- ppc: have_isa_2_06, have_isa_3_00, tb_ret_addr
- s390: tb_ret_addr, s390_facilities
- sparc: qemu_ld_trampoline, qemu_st_trampoline (build_trampolines),
use_vis3_instructions
Only written by tcg_prologue_init:
- 'struct jit_code_entry one_entry'
- aarch64: tb_ret_addr
- arm: tb_ret_addr
- i386: tb_ret_addr, guest_base_flags
- ia64: tb_ret_addr
- mips: tb_ret_addr, bswap32_addr, bswap32u_addr, bswap64_addr
Reviewed-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Emilio G. Cota <cota@braap.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2017-07-20 00:57:58 +02:00
|
|
|
extern __thread TCGContext *tcg_ctx;
|
2017-10-10 23:34:37 +02:00
|
|
|
extern TCGv_env cpu_env;
|
2008-02-01 11:05:41 +01:00
|
|
|
|
2017-06-20 21:24:57 +02:00
|
|
|
static inline size_t temp_idx(TCGTemp *ts)
|
|
|
|
{
|
2017-07-12 23:15:52 +02:00
|
|
|
ptrdiff_t n = ts - tcg_ctx->temps;
|
|
|
|
tcg_debug_assert(n >= 0 && n < tcg_ctx->nb_temps);
|
2017-06-20 21:24:57 +02:00
|
|
|
return n;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline TCGArg temp_arg(TCGTemp *ts)
|
|
|
|
{
|
2017-10-20 21:08:19 +02:00
|
|
|
return (uintptr_t)ts;
|
2017-06-20 21:24:57 +02:00
|
|
|
}
|
|
|
|
|
2017-06-20 08:18:10 +02:00
|
|
|
static inline TCGTemp *arg_temp(TCGArg a)
|
|
|
|
{
|
2017-10-20 21:08:19 +02:00
|
|
|
return (TCGTemp *)(uintptr_t)a;
|
2017-06-20 08:18:10 +02:00
|
|
|
}
|
|
|
|
|
2017-10-20 21:08:19 +02:00
|
|
|
/* Using the offset of a temporary, relative to TCGContext, rather than
|
|
|
|
its index means that we don't use 0. That leaves offset 0 free for
|
|
|
|
a NULL representation without having to leave index 0 unused. */
|
|
|
|
static inline TCGTemp *tcgv_i32_temp(TCGv_i32 v)
|
2017-06-20 22:43:15 +02:00
|
|
|
{
|
2017-10-20 21:08:19 +02:00
|
|
|
uintptr_t o = (uintptr_t)v;
|
2017-07-12 23:15:52 +02:00
|
|
|
TCGTemp *t = (void *)tcg_ctx + o;
|
2017-10-20 21:08:19 +02:00
|
|
|
tcg_debug_assert(offsetof(TCGContext, temps[temp_idx(t)]) == o);
|
|
|
|
return t;
|
2017-10-15 22:27:56 +02:00
|
|
|
}
|
|
|
|
|
2017-10-20 21:08:19 +02:00
|
|
|
static inline TCGTemp *tcgv_i64_temp(TCGv_i64 v)
|
2017-10-15 22:27:56 +02:00
|
|
|
{
|
2017-10-20 21:08:19 +02:00
|
|
|
return tcgv_i32_temp((TCGv_i32)v);
|
2017-10-15 22:27:56 +02:00
|
|
|
}
|
|
|
|
|
2017-10-20 21:08:19 +02:00
|
|
|
static inline TCGTemp *tcgv_ptr_temp(TCGv_ptr v)
|
2017-10-15 22:27:56 +02:00
|
|
|
{
|
2017-10-20 21:08:19 +02:00
|
|
|
return tcgv_i32_temp((TCGv_i32)v);
|
2017-10-15 22:27:56 +02:00
|
|
|
}
|
|
|
|
|
2017-09-14 22:53:46 +02:00
|
|
|
static inline TCGTemp *tcgv_vec_temp(TCGv_vec v)
|
|
|
|
{
|
|
|
|
return tcgv_i32_temp((TCGv_i32)v);
|
|
|
|
}
|
|
|
|
|
2017-10-20 21:08:19 +02:00
|
|
|
static inline TCGArg tcgv_i32_arg(TCGv_i32 v)
|
2017-10-15 22:27:56 +02:00
|
|
|
{
|
2017-10-20 21:08:19 +02:00
|
|
|
return temp_arg(tcgv_i32_temp(v));
|
2017-10-15 22:27:56 +02:00
|
|
|
}
|
|
|
|
|
2017-10-20 21:08:19 +02:00
|
|
|
static inline TCGArg tcgv_i64_arg(TCGv_i64 v)
|
2017-10-15 22:27:56 +02:00
|
|
|
{
|
2017-10-20 21:08:19 +02:00
|
|
|
return temp_arg(tcgv_i64_temp(v));
|
2017-10-15 22:27:56 +02:00
|
|
|
}
|
|
|
|
|
2017-10-20 21:08:19 +02:00
|
|
|
static inline TCGArg tcgv_ptr_arg(TCGv_ptr v)
|
2017-10-15 22:27:56 +02:00
|
|
|
{
|
2017-10-20 21:08:19 +02:00
|
|
|
return temp_arg(tcgv_ptr_temp(v));
|
2017-10-15 22:27:56 +02:00
|
|
|
}
|
|
|
|
|
2017-09-14 22:53:46 +02:00
|
|
|
static inline TCGArg tcgv_vec_arg(TCGv_vec v)
|
|
|
|
{
|
|
|
|
return temp_arg(tcgv_vec_temp(v));
|
|
|
|
}
|
|
|
|
|
2017-10-20 09:05:45 +02:00
|
|
|
static inline TCGv_i32 temp_tcgv_i32(TCGTemp *t)
|
|
|
|
{
|
2017-10-20 21:08:19 +02:00
|
|
|
(void)temp_idx(t); /* trigger embedded assert */
|
2017-07-12 23:15:52 +02:00
|
|
|
return (TCGv_i32)((void *)t - (void *)tcg_ctx);
|
2017-10-20 09:05:45 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline TCGv_i64 temp_tcgv_i64(TCGTemp *t)
|
|
|
|
{
|
2017-10-20 21:08:19 +02:00
|
|
|
return (TCGv_i64)temp_tcgv_i32(t);
|
2017-10-20 09:05:45 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline TCGv_ptr temp_tcgv_ptr(TCGTemp *t)
|
|
|
|
{
|
2017-10-20 21:08:19 +02:00
|
|
|
return (TCGv_ptr)temp_tcgv_i32(t);
|
2017-10-20 09:05:45 +02:00
|
|
|
}
|
|
|
|
|
2017-09-14 22:53:46 +02:00
|
|
|
static inline TCGv_vec temp_tcgv_vec(TCGTemp *t)
|
|
|
|
{
|
|
|
|
return (TCGv_vec)temp_tcgv_i32(t);
|
|
|
|
}
|
|
|
|
|
2017-10-20 09:30:24 +02:00
|
|
|
#if TCG_TARGET_REG_BITS == 32
|
|
|
|
static inline TCGv_i32 TCGV_LOW(TCGv_i64 t)
|
|
|
|
{
|
|
|
|
return temp_tcgv_i32(tcgv_i64_temp(t));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline TCGv_i32 TCGV_HIGH(TCGv_i64 t)
|
|
|
|
{
|
|
|
|
return temp_tcgv_i32(tcgv_i64_temp(t) + 1);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2017-11-02 15:19:14 +01:00
|
|
|
static inline void tcg_set_insn_param(TCGOp *op, int arg, TCGArg v)
|
2016-05-12 14:22:26 +02:00
|
|
|
{
|
2017-11-02 15:19:14 +01:00
|
|
|
op->args[arg] = v;
|
2016-05-12 14:22:26 +02:00
|
|
|
}
|
|
|
|
|
2018-04-10 14:02:26 +02:00
|
|
|
static inline void tcg_set_insn_start_param(TCGOp *op, int arg, target_ulong v)
|
|
|
|
{
|
|
|
|
#if TARGET_LONG_BITS <= TCG_TARGET_REG_BITS
|
|
|
|
tcg_set_insn_param(op, arg, v);
|
|
|
|
#else
|
|
|
|
tcg_set_insn_param(op, arg * 2, v);
|
|
|
|
tcg_set_insn_param(op, arg * 2 + 1, v >> 32);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
2017-11-02 15:19:14 +01:00
|
|
|
/* The last op that was emitted. */
|
|
|
|
static inline TCGOp *tcg_last_op(void)
|
2014-03-31 00:36:56 +02:00
|
|
|
{
|
2018-12-06 13:10:34 +01:00
|
|
|
return QTAILQ_LAST(&tcg_ctx->ops);
|
2014-03-31 00:36:56 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Test for whether to terminate the TB for using too many opcodes. */
|
|
|
|
static inline bool tcg_op_buf_full(void)
|
|
|
|
{
|
2018-05-08 21:18:59 +02:00
|
|
|
/* This is not a hard limit, it merely stops translation when
|
|
|
|
* we have produced "enough" opcodes. We want to limit TB size
|
|
|
|
* such that a RISC host can reasonably use a 16-bit signed
|
2018-06-15 07:57:03 +02:00
|
|
|
* branch within the TB. We also need to be mindful of the
|
|
|
|
* 16-bit unsigned offsets, TranslationBlock.jmp_reset_offset[]
|
|
|
|
* and TCGContext.gen_insn_end_off[].
|
2018-05-08 21:18:59 +02:00
|
|
|
*/
|
2018-06-15 07:57:03 +02:00
|
|
|
return tcg_ctx->nb_ops >= 4000;
|
2014-03-31 00:36:56 +02:00
|
|
|
}
|
|
|
|
|
2008-02-01 11:05:41 +01:00
|
|
|
/* pool based memory allocation */
|
|
|
|
|
2017-08-05 05:46:31 +02:00
|
|
|
/* user-mode: mmap_lock must be held for tcg_malloc_internal. */
|
2008-02-01 11:05:41 +01:00
|
|
|
void *tcg_malloc_internal(TCGContext *s, int size);
|
|
|
|
void tcg_pool_reset(TCGContext *s);
|
2017-06-07 01:12:25 +02:00
|
|
|
TranslationBlock *tcg_tb_alloc(TCGContext *s);
|
2008-02-01 11:05:41 +01:00
|
|
|
|
tcg: introduce regions to split code_gen_buffer
This is groundwork for supporting multiple TCG contexts.
The naive solution here is to split code_gen_buffer statically
among the TCG threads; this however results in poor utilization
if translation needs are different across TCG threads.
What we do here is to add an extra layer of indirection, assigning
regions that act just like pages do in virtual memory allocation.
(BTW if you are wondering about the chosen naming, I did not want
to use blocks or pages because those are already heavily used in QEMU).
We use a global lock to serialize allocations as well as statistics
reporting (we now export the size of the used code_gen_buffer with
tcg_code_size()). Note that for the allocator we could just use
a counter and atomic_inc; however, that would complicate the gathering
of tcg_code_size()-like stats. So given that the region operations are
not a fast path, a lock seems the most reasonable choice.
The effectiveness of this approach is clear after seeing some numbers.
I used the bootup+shutdown of debian-arm with '-tb-size 80' as a benchmark.
Note that I'm evaluating this after enabling per-thread TCG (which
is done by a subsequent commit).
* -smp 1, 1 region (entire buffer):
qemu: flush code_size=83885014 nb_tbs=154739 avg_tb_size=357
qemu: flush code_size=83884902 nb_tbs=153136 avg_tb_size=363
qemu: flush code_size=83885014 nb_tbs=152777 avg_tb_size=364
qemu: flush code_size=83884950 nb_tbs=150057 avg_tb_size=373
qemu: flush code_size=83884998 nb_tbs=150234 avg_tb_size=373
qemu: flush code_size=83885014 nb_tbs=154009 avg_tb_size=360
qemu: flush code_size=83885014 nb_tbs=151007 avg_tb_size=370
qemu: flush code_size=83885014 nb_tbs=151816 avg_tb_size=367
That is, 8 flushes.
* -smp 8, 32 regions (80/32 MB per region) [i.e. this patch]:
qemu: flush code_size=76328008 nb_tbs=141040 avg_tb_size=356
qemu: flush code_size=75366534 nb_tbs=138000 avg_tb_size=361
qemu: flush code_size=76864546 nb_tbs=140653 avg_tb_size=361
qemu: flush code_size=76309084 nb_tbs=135945 avg_tb_size=375
qemu: flush code_size=74581856 nb_tbs=132909 avg_tb_size=375
qemu: flush code_size=73927256 nb_tbs=135616 avg_tb_size=360
qemu: flush code_size=78629426 nb_tbs=142896 avg_tb_size=365
qemu: flush code_size=76667052 nb_tbs=138508 avg_tb_size=368
Again, 8 flushes. Note how buffer utilization is not 100%, but it
is close. Smaller region sizes would yield higher utilization,
but we want region allocation to be rare (it acquires a lock), so
we do not want to go too small.
* -smp 8, static partitioning of 8 regions (10 MB per region):
qemu: flush code_size=21936504 nb_tbs=40570 avg_tb_size=354
qemu: flush code_size=11472174 nb_tbs=20633 avg_tb_size=370
qemu: flush code_size=11603976 nb_tbs=21059 avg_tb_size=365
qemu: flush code_size=23254872 nb_tbs=41243 avg_tb_size=377
qemu: flush code_size=28289496 nb_tbs=52057 avg_tb_size=358
qemu: flush code_size=43605160 nb_tbs=78896 avg_tb_size=367
qemu: flush code_size=45166552 nb_tbs=82158 avg_tb_size=364
qemu: flush code_size=63289640 nb_tbs=116494 avg_tb_size=358
qemu: flush code_size=51389960 nb_tbs=93937 avg_tb_size=362
qemu: flush code_size=59665928 nb_tbs=107063 avg_tb_size=372
qemu: flush code_size=38380824 nb_tbs=68597 avg_tb_size=374
qemu: flush code_size=44884568 nb_tbs=79901 avg_tb_size=376
qemu: flush code_size=50782632 nb_tbs=90681 avg_tb_size=374
qemu: flush code_size=39848888 nb_tbs=71433 avg_tb_size=372
qemu: flush code_size=64708840 nb_tbs=119052 avg_tb_size=359
qemu: flush code_size=49830008 nb_tbs=90992 avg_tb_size=362
qemu: flush code_size=68372408 nb_tbs=123442 avg_tb_size=368
qemu: flush code_size=33555560 nb_tbs=59514 avg_tb_size=378
qemu: flush code_size=44748344 nb_tbs=80974 avg_tb_size=367
qemu: flush code_size=37104248 nb_tbs=67609 avg_tb_size=364
That is, 20 flushes. Note how a static partitioning approach uses
the code buffer poorly, leading to many unnecessary flushes.
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Emilio G. Cota <cota@braap.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2017-07-08 01:24:20 +02:00
|
|
|
void tcg_region_init(void);
|
|
|
|
void tcg_region_reset_all(void);
|
|
|
|
|
|
|
|
size_t tcg_code_size(void);
|
|
|
|
size_t tcg_code_capacity(void);
|
|
|
|
|
tcg: track TBs with per-region BST's
This paves the way for enabling scalable parallel generation of TCG code.
Instead of tracking TBs with a single binary search tree (BST), use a
BST for each TCG region, protecting it with a lock. This is as scalable
as it gets, since each TCG thread operates on a separate region.
The core of this change is the introduction of struct tcg_region_tree,
which contains a pointer to a GTree and an associated lock to serialize
accesses to it. We then allocate an array of tcg_region_tree's, adding
the appropriate padding to avoid false sharing based on
qemu_dcache_linesize.
Given a tc_ptr, we first find the corresponding region_tree. This
is done by special-casing the first and last regions first, since they
might be of size != region.size; otherwise we just divide the offset
by region.stride. I was worried about this division (several dozen
cycles of latency), but profiling shows that this is not a fast path.
Note that region.stride is not required to be a power of two; it
is only required to be a multiple of the host's page size.
Note that with this design we can also provide consistent snapshots
about all region trees at once; for instance, tcg_tb_foreach
acquires/releases all region_tree locks before/after iterating over them.
For this reason we now drop tb_lock in dump_exec_info().
As an alternative I considered implementing a concurrent BST, but this
can be tricky to get right, offers no consistent snapshots of the BST,
and performance and scalability-wise I don't think it could ever beat
having separate GTrees, given that our workload is insert-mostly (all
concurrent BST designs I've seen focus, understandably, on making
lookups fast, which comes at the expense of convoluted, non-wait-free
insertions/removals).
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Emilio G. Cota <cota@braap.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2017-07-26 22:58:05 +02:00
|
|
|
void tcg_tb_insert(TranslationBlock *tb);
|
|
|
|
void tcg_tb_remove(TranslationBlock *tb);
|
2017-08-01 21:11:12 +02:00
|
|
|
size_t tcg_tb_phys_invalidate_count(void);
|
tcg: track TBs with per-region BST's
This paves the way for enabling scalable parallel generation of TCG code.
Instead of tracking TBs with a single binary search tree (BST), use a
BST for each TCG region, protecting it with a lock. This is as scalable
as it gets, since each TCG thread operates on a separate region.
The core of this change is the introduction of struct tcg_region_tree,
which contains a pointer to a GTree and an associated lock to serialize
accesses to it. We then allocate an array of tcg_region_tree's, adding
the appropriate padding to avoid false sharing based on
qemu_dcache_linesize.
Given a tc_ptr, we first find the corresponding region_tree. This
is done by special-casing the first and last regions first, since they
might be of size != region.size; otherwise we just divide the offset
by region.stride. I was worried about this division (several dozen
cycles of latency), but profiling shows that this is not a fast path.
Note that region.stride is not required to be a power of two; it
is only required to be a multiple of the host's page size.
Note that with this design we can also provide consistent snapshots
about all region trees at once; for instance, tcg_tb_foreach
acquires/releases all region_tree locks before/after iterating over them.
For this reason we now drop tb_lock in dump_exec_info().
As an alternative I considered implementing a concurrent BST, but this
can be tricky to get right, offers no consistent snapshots of the BST,
and performance and scalability-wise I don't think it could ever beat
having separate GTrees, given that our workload is insert-mostly (all
concurrent BST designs I've seen focus, understandably, on making
lookups fast, which comes at the expense of convoluted, non-wait-free
insertions/removals).
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Emilio G. Cota <cota@braap.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2017-07-26 22:58:05 +02:00
|
|
|
TranslationBlock *tcg_tb_lookup(uintptr_t tc_ptr);
|
|
|
|
void tcg_tb_foreach(GTraverseFunc func, gpointer user_data);
|
|
|
|
size_t tcg_nb_tbs(void);
|
|
|
|
|
2017-08-05 05:46:31 +02:00
|
|
|
/* user-mode: Called with mmap_lock held. */
|
2008-02-01 11:05:41 +01:00
|
|
|
static inline void *tcg_malloc(int size)
|
|
|
|
{
|
2017-07-12 23:15:52 +02:00
|
|
|
TCGContext *s = tcg_ctx;
|
2008-02-01 11:05:41 +01:00
|
|
|
uint8_t *ptr, *ptr_end;
|
2017-08-02 23:50:04 +02:00
|
|
|
|
|
|
|
/* ??? This is a weak placeholder for minimum malloc alignment. */
|
|
|
|
size = QEMU_ALIGN_UP(size, 8);
|
|
|
|
|
2008-02-01 11:05:41 +01:00
|
|
|
ptr = s->pool_cur;
|
|
|
|
ptr_end = ptr + size;
|
|
|
|
if (unlikely(ptr_end > s->pool_end)) {
|
2017-07-12 23:15:52 +02:00
|
|
|
return tcg_malloc_internal(tcg_ctx, size);
|
2008-02-01 11:05:41 +01:00
|
|
|
} else {
|
|
|
|
s->pool_cur = ptr_end;
|
|
|
|
return ptr;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void tcg_context_init(TCGContext *s);
|
tcg: enable multiple TCG contexts in softmmu
This enables parallel TCG code generation. However, we do not take
advantage of it yet since tb_lock is still held during tb_gen_code.
In user-mode we use a single TCG context; see the documentation
added to tcg_region_init for the rationale.
Note that targets do not need any conversion: targets initialize a
TCGContext (e.g. defining TCG globals), and after this initialization
has finished, the context is cloned by the vCPU threads, each of
them keeping a separate copy.
TCG threads claim one entry in tcg_ctxs[] by atomically increasing
n_tcg_ctxs. Do not be too annoyed by the subsequent atomic_read's
of that variable and tcg_ctxs; they are there just to play nice with
analysis tools such as thread sanitizer.
Note that we do not allocate an array of contexts (we allocate
an array of pointers instead) because when tcg_context_init
is called, we do not know yet how many contexts we'll use since
the bool behind qemu_tcg_mttcg_enabled() isn't set yet.
Previous patches folded some TCG globals into TCGContext. The non-const
globals remaining are only set at init time, i.e. before the TCG
threads are spawned. Here is a list of these set-at-init-time globals
under tcg/:
Only written by tcg_context_init:
- indirect_reg_alloc_order
- tcg_op_defs
Only written by tcg_target_init (called from tcg_context_init):
- tcg_target_available_regs
- tcg_target_call_clobber_regs
- arm: arm_arch, use_idiv_instructions
- i386: have_cmov, have_bmi1, have_bmi2, have_lzcnt,
have_movbe, have_popcnt
- mips: use_movnz_instructions, use_mips32_instructions,
use_mips32r2_instructions, got_sigill (tcg_target_detect_isa)
- ppc: have_isa_2_06, have_isa_3_00, tb_ret_addr
- s390: tb_ret_addr, s390_facilities
- sparc: qemu_ld_trampoline, qemu_st_trampoline (build_trampolines),
use_vis3_instructions
Only written by tcg_prologue_init:
- 'struct jit_code_entry one_entry'
- aarch64: tb_ret_addr
- arm: tb_ret_addr
- i386: tb_ret_addr, guest_base_flags
- ia64: tb_ret_addr
- mips: tb_ret_addr, bswap32_addr, bswap32u_addr, bswap64_addr
Reviewed-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Emilio G. Cota <cota@braap.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2017-07-20 00:57:58 +02:00
|
|
|
void tcg_register_thread(void);
|
2010-05-06 17:50:41 +02:00
|
|
|
void tcg_prologue_init(TCGContext *s);
|
2008-02-01 11:05:41 +01:00
|
|
|
void tcg_func_start(TCGContext *s);
|
|
|
|
|
2016-03-15 15:30:16 +01:00
|
|
|
int tcg_gen_code(TCGContext *s, TranslationBlock *tb);
|
2008-02-01 11:05:41 +01:00
|
|
|
|
2013-09-18 23:54:45 +02:00
|
|
|
void tcg_set_frame(TCGContext *s, TCGReg reg, intptr_t start, intptr_t size);
|
2008-11-17 15:43:54 +01:00
|
|
|
|
2017-10-20 09:05:45 +02:00
|
|
|
TCGTemp *tcg_global_mem_new_internal(TCGType, TCGv_ptr,
|
|
|
|
intptr_t, const char *);
|
2018-02-23 03:17:57 +01:00
|
|
|
TCGTemp *tcg_temp_new_internal(TCGType, bool);
|
|
|
|
void tcg_temp_free_internal(TCGTemp *);
|
2017-09-14 22:53:46 +02:00
|
|
|
TCGv_vec tcg_temp_new_vec(TCGType type);
|
|
|
|
TCGv_vec tcg_temp_new_vec_matching(TCGv_vec match);
|
2013-09-18 21:53:09 +02:00
|
|
|
|
2018-02-23 03:17:57 +01:00
|
|
|
static inline void tcg_temp_free_i32(TCGv_i32 arg)
|
|
|
|
{
|
|
|
|
tcg_temp_free_internal(tcgv_i32_temp(arg));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void tcg_temp_free_i64(TCGv_i64 arg)
|
|
|
|
{
|
|
|
|
tcg_temp_free_internal(tcgv_i64_temp(arg));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void tcg_temp_free_ptr(TCGv_ptr arg)
|
|
|
|
{
|
|
|
|
tcg_temp_free_internal(tcgv_ptr_temp(arg));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void tcg_temp_free_vec(TCGv_vec arg)
|
|
|
|
{
|
|
|
|
tcg_temp_free_internal(tcgv_vec_temp(arg));
|
|
|
|
}
|
2013-09-18 21:53:09 +02:00
|
|
|
|
|
|
|
static inline TCGv_i32 tcg_global_mem_new_i32(TCGv_ptr reg, intptr_t offset,
|
|
|
|
const char *name)
|
|
|
|
{
|
2017-10-20 09:05:45 +02:00
|
|
|
TCGTemp *t = tcg_global_mem_new_internal(TCG_TYPE_I32, reg, offset, name);
|
|
|
|
return temp_tcgv_i32(t);
|
2013-09-18 21:53:09 +02:00
|
|
|
}
|
|
|
|
|
2008-11-17 15:43:54 +01:00
|
|
|
static inline TCGv_i32 tcg_temp_new_i32(void)
|
|
|
|
{
|
2018-02-23 03:17:57 +01:00
|
|
|
TCGTemp *t = tcg_temp_new_internal(TCG_TYPE_I32, false);
|
|
|
|
return temp_tcgv_i32(t);
|
2008-11-17 15:43:54 +01:00
|
|
|
}
|
2013-09-18 21:53:09 +02:00
|
|
|
|
2008-11-17 15:43:54 +01:00
|
|
|
static inline TCGv_i32 tcg_temp_local_new_i32(void)
|
|
|
|
{
|
2018-02-23 03:17:57 +01:00
|
|
|
TCGTemp *t = tcg_temp_new_internal(TCG_TYPE_I32, true);
|
|
|
|
return temp_tcgv_i32(t);
|
2008-11-17 15:43:54 +01:00
|
|
|
}
|
|
|
|
|
2013-09-18 21:53:09 +02:00
|
|
|
static inline TCGv_i64 tcg_global_mem_new_i64(TCGv_ptr reg, intptr_t offset,
|
|
|
|
const char *name)
|
|
|
|
{
|
2017-10-20 09:05:45 +02:00
|
|
|
TCGTemp *t = tcg_global_mem_new_internal(TCG_TYPE_I64, reg, offset, name);
|
|
|
|
return temp_tcgv_i64(t);
|
2013-09-18 21:53:09 +02:00
|
|
|
}
|
|
|
|
|
2008-11-17 15:43:54 +01:00
|
|
|
static inline TCGv_i64 tcg_temp_new_i64(void)
|
2008-05-25 19:24:00 +02:00
|
|
|
{
|
2018-02-23 03:17:57 +01:00
|
|
|
TCGTemp *t = tcg_temp_new_internal(TCG_TYPE_I64, false);
|
|
|
|
return temp_tcgv_i64(t);
|
2008-05-25 19:24:00 +02:00
|
|
|
}
|
2013-09-18 21:53:09 +02:00
|
|
|
|
2008-11-17 15:43:54 +01:00
|
|
|
static inline TCGv_i64 tcg_temp_local_new_i64(void)
|
2008-05-25 19:24:00 +02:00
|
|
|
{
|
2018-02-23 03:17:57 +01:00
|
|
|
TCGTemp *t = tcg_temp_new_internal(TCG_TYPE_I64, true);
|
|
|
|
return temp_tcgv_i64(t);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline TCGv_ptr tcg_global_mem_new_ptr(TCGv_ptr reg, intptr_t offset,
|
|
|
|
const char *name)
|
|
|
|
{
|
|
|
|
TCGTemp *t = tcg_global_mem_new_internal(TCG_TYPE_PTR, reg, offset, name);
|
|
|
|
return temp_tcgv_ptr(t);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline TCGv_ptr tcg_temp_new_ptr(void)
|
|
|
|
{
|
|
|
|
TCGTemp *t = tcg_temp_new_internal(TCG_TYPE_PTR, false);
|
|
|
|
return temp_tcgv_ptr(t);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline TCGv_ptr tcg_temp_local_new_ptr(void)
|
|
|
|
{
|
|
|
|
TCGTemp *t = tcg_temp_new_internal(TCG_TYPE_PTR, true);
|
|
|
|
return temp_tcgv_ptr(t);
|
2008-05-25 19:24:00 +02:00
|
|
|
}
|
2008-11-17 15:43:54 +01:00
|
|
|
|
2011-03-06 22:39:53 +01:00
|
|
|
#if defined(CONFIG_DEBUG_TCG)
|
|
|
|
/* If you call tcg_clear_temp_count() at the start of a section of
|
|
|
|
* code which is not supposed to leak any TCG temporaries, then
|
|
|
|
* calling tcg_check_temp_count() at the end of the section will
|
|
|
|
* return 1 if the section did in fact leak a temporary.
|
|
|
|
*/
|
|
|
|
void tcg_clear_temp_count(void);
|
|
|
|
int tcg_check_temp_count(void);
|
|
|
|
#else
|
|
|
|
#define tcg_clear_temp_count() do { } while (0)
|
|
|
|
#define tcg_check_temp_count() 0
|
|
|
|
#endif
|
|
|
|
|
2018-10-10 16:48:53 +02:00
|
|
|
int64_t tcg_cpu_exec_time(void);
|
2019-04-17 21:17:52 +02:00
|
|
|
void tcg_dump_info(void);
|
2019-04-17 21:17:51 +02:00
|
|
|
void tcg_dump_op_count(void);
|
2008-02-01 11:05:41 +01:00
|
|
|
|
|
|
|
#define TCG_CT_ALIAS 0x80
|
|
|
|
#define TCG_CT_IALIAS 0x40
|
2016-11-18 08:35:03 +01:00
|
|
|
#define TCG_CT_NEWREG 0x20 /* output requires a new register */
|
2008-02-01 11:05:41 +01:00
|
|
|
#define TCG_CT_REG 0x01
|
|
|
|
#define TCG_CT_CONST 0x02 /* any constant of register size */
|
|
|
|
|
|
|
|
typedef struct TCGArgConstraint {
|
2008-02-04 01:37:54 +01:00
|
|
|
uint16_t ct;
|
|
|
|
uint8_t alias_index;
|
2008-02-01 11:05:41 +01:00
|
|
|
union {
|
|
|
|
TCGRegSet regs;
|
|
|
|
} u;
|
|
|
|
} TCGArgConstraint;
|
|
|
|
|
|
|
|
#define TCG_MAX_OP_ARGS 16
|
|
|
|
|
2011-08-17 23:11:45 +02:00
|
|
|
/* Bits for TCGOpDef->flags, 8 bits available. */
|
|
|
|
enum {
|
2018-11-27 22:45:08 +01:00
|
|
|
/* Instruction exits the translation block. */
|
|
|
|
TCG_OPF_BB_EXIT = 0x01,
|
2011-08-17 23:11:45 +02:00
|
|
|
/* Instruction defines the end of a basic block. */
|
2018-11-27 22:45:08 +01:00
|
|
|
TCG_OPF_BB_END = 0x02,
|
2011-08-17 23:11:45 +02:00
|
|
|
/* Instruction clobbers call registers and potentially update globals. */
|
2018-11-27 22:45:08 +01:00
|
|
|
TCG_OPF_CALL_CLOBBER = 0x04,
|
2012-10-09 21:53:08 +02:00
|
|
|
/* Instruction has side effects: it cannot be removed if its outputs
|
|
|
|
are not used, and might trigger exceptions. */
|
2018-11-27 22:45:08 +01:00
|
|
|
TCG_OPF_SIDE_EFFECTS = 0x08,
|
2011-08-17 23:11:45 +02:00
|
|
|
/* Instruction operands are 64-bits (otherwise 32-bits). */
|
2018-11-27 22:45:08 +01:00
|
|
|
TCG_OPF_64BIT = 0x10,
|
2013-05-02 12:57:40 +02:00
|
|
|
/* Instruction is optional and not implemented by the host, or insn
|
|
|
|
is generic and should not be implemened by the host. */
|
2018-11-27 22:45:08 +01:00
|
|
|
TCG_OPF_NOT_PRESENT = 0x20,
|
2017-09-14 22:53:46 +02:00
|
|
|
/* Instruction operands are vectors. */
|
2018-11-27 22:45:08 +01:00
|
|
|
TCG_OPF_VECTOR = 0x40,
|
2011-08-17 23:11:45 +02:00
|
|
|
};
|
2008-02-01 11:05:41 +01:00
|
|
|
|
|
|
|
typedef struct TCGOpDef {
|
|
|
|
const char *name;
|
|
|
|
uint8_t nb_oargs, nb_iargs, nb_cargs, nb_args;
|
|
|
|
uint8_t flags;
|
|
|
|
TCGArgConstraint *args_ct;
|
|
|
|
int *sorted_args;
|
2010-02-15 17:17:21 +01:00
|
|
|
#if defined(CONFIG_DEBUG_TCG)
|
|
|
|
int used;
|
|
|
|
#endif
|
2008-02-01 11:05:41 +01:00
|
|
|
} TCGOpDef;
|
2011-08-17 23:11:45 +02:00
|
|
|
|
|
|
|
extern TCGOpDef tcg_op_defs[];
|
2011-09-29 18:33:21 +02:00
|
|
|
extern const size_t tcg_op_defs_max;
|
|
|
|
|
2008-02-01 11:05:41 +01:00
|
|
|
typedef struct TCGTargetOpDef {
|
2010-03-19 19:12:29 +01:00
|
|
|
TCGOpcode op;
|
2008-02-01 11:05:41 +01:00
|
|
|
const char *args_ct_str[TCG_MAX_OP_ARGS];
|
|
|
|
} TCGTargetOpDef;
|
|
|
|
|
|
|
|
#define tcg_abort() \
|
|
|
|
do {\
|
|
|
|
fprintf(stderr, "%s:%d: tcg fatal error\n", __FILE__, __LINE__);\
|
|
|
|
abort();\
|
|
|
|
} while (0)
|
|
|
|
|
2017-08-17 16:43:20 +02:00
|
|
|
bool tcg_op_supported(TCGOpcode op);
|
|
|
|
|
2017-10-15 22:27:56 +02:00
|
|
|
void tcg_gen_callN(void *func, TCGTemp *ret, int nargs, TCGTemp **args);
|
2008-11-17 15:43:54 +01:00
|
|
|
|
2017-11-02 15:19:14 +01:00
|
|
|
TCGOp *tcg_emit_op(TCGOpcode opc);
|
2014-03-31 01:51:54 +02:00
|
|
|
void tcg_op_remove(TCGContext *s, TCGOp *op);
|
2018-12-09 20:37:19 +01:00
|
|
|
TCGOp *tcg_op_insert_before(TCGContext *s, TCGOp *op, TCGOpcode opc);
|
|
|
|
TCGOp *tcg_op_insert_after(TCGContext *s, TCGOp *op, TCGOpcode opc);
|
2016-06-24 05:34:33 +02:00
|
|
|
|
2014-09-19 22:49:15 +02:00
|
|
|
void tcg_optimize(TCGContext *s);
|
2008-11-17 15:43:54 +01:00
|
|
|
|
|
|
|
TCGv_i32 tcg_const_i32(int32_t val);
|
|
|
|
TCGv_i64 tcg_const_i64(int64_t val);
|
|
|
|
TCGv_i32 tcg_const_local_i32(int32_t val);
|
|
|
|
TCGv_i64 tcg_const_local_i64(int64_t val);
|
2017-09-14 22:53:46 +02:00
|
|
|
TCGv_vec tcg_const_zeros_vec(TCGType);
|
|
|
|
TCGv_vec tcg_const_ones_vec(TCGType);
|
|
|
|
TCGv_vec tcg_const_zeros_vec_matching(TCGv_vec);
|
|
|
|
TCGv_vec tcg_const_ones_vec_matching(TCGv_vec);
|
2008-11-17 15:43:54 +01:00
|
|
|
|
2018-02-23 03:17:57 +01:00
|
|
|
#if UINTPTR_MAX == UINT32_MAX
|
|
|
|
# define tcg_const_ptr(x) ((TCGv_ptr)tcg_const_i32((intptr_t)(x)))
|
|
|
|
# define tcg_const_local_ptr(x) ((TCGv_ptr)tcg_const_local_i32((intptr_t)(x)))
|
|
|
|
#else
|
|
|
|
# define tcg_const_ptr(x) ((TCGv_ptr)tcg_const_i64((intptr_t)(x)))
|
|
|
|
# define tcg_const_local_ptr(x) ((TCGv_ptr)tcg_const_local_i64((intptr_t)(x)))
|
|
|
|
#endif
|
|
|
|
|
2015-02-13 21:51:55 +01:00
|
|
|
TCGLabel *gen_new_label(void);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* label_arg
|
|
|
|
* @l: label
|
|
|
|
*
|
|
|
|
* Encode a label for storage in the TCG opcode stream.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static inline TCGArg label_arg(TCGLabel *l)
|
|
|
|
{
|
2015-02-14 03:51:05 +01:00
|
|
|
return (uintptr_t)l;
|
2015-02-13 21:51:55 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* arg_label
|
|
|
|
* @i: value
|
|
|
|
*
|
|
|
|
* The opposite of label_arg. Retrieve a label from the
|
|
|
|
* encoding of the TCG opcode stream.
|
|
|
|
*/
|
|
|
|
|
2015-02-14 03:51:05 +01:00
|
|
|
static inline TCGLabel *arg_label(TCGArg i)
|
2015-02-13 21:51:55 +01:00
|
|
|
{
|
2015-02-14 03:51:05 +01:00
|
|
|
return (TCGLabel *)(uintptr_t)i;
|
2015-02-13 21:51:55 +01:00
|
|
|
}
|
|
|
|
|
2014-03-31 23:27:27 +02:00
|
|
|
/**
|
|
|
|
* tcg_ptr_byte_diff
|
|
|
|
* @a, @b: addresses to be differenced
|
|
|
|
*
|
|
|
|
* There are many places within the TCG backends where we need a byte
|
|
|
|
* difference between two pointers. While this can be accomplished
|
|
|
|
* with local casting, it's easy to get wrong -- especially if one is
|
|
|
|
* concerned with the signedness of the result.
|
|
|
|
*
|
|
|
|
* This version relies on GCC's void pointer arithmetic to get the
|
|
|
|
* correct result.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static inline ptrdiff_t tcg_ptr_byte_diff(void *a, void *b)
|
|
|
|
{
|
|
|
|
return a - b;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* tcg_pcrel_diff
|
|
|
|
* @s: the tcg context
|
|
|
|
* @target: address of the target
|
|
|
|
*
|
|
|
|
* Produce a pc-relative difference, from the current code_ptr
|
|
|
|
* to the destination address.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static inline ptrdiff_t tcg_pcrel_diff(TCGContext *s, void *target)
|
|
|
|
{
|
|
|
|
return tcg_ptr_byte_diff(target, s->code_ptr);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* tcg_current_code_size
|
|
|
|
* @s: the tcg context
|
|
|
|
*
|
|
|
|
* Compute the current code size within the translation block.
|
|
|
|
* This is used to fill in qemu's data structures for goto_tb.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static inline size_t tcg_current_code_size(TCGContext *s)
|
|
|
|
{
|
|
|
|
return tcg_ptr_byte_diff(s->code_ptr, s->code_buf);
|
|
|
|
}
|
|
|
|
|
2015-05-12 20:51:44 +02:00
|
|
|
/* Combine the TCGMemOp and mmu_idx parameters into a single value. */
|
|
|
|
typedef uint32_t TCGMemOpIdx;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* make_memop_idx
|
|
|
|
* @op: memory operation
|
|
|
|
* @idx: mmu index
|
|
|
|
*
|
|
|
|
* Encode these values into a single parameter.
|
|
|
|
*/
|
|
|
|
static inline TCGMemOpIdx make_memop_idx(TCGMemOp op, unsigned idx)
|
|
|
|
{
|
|
|
|
tcg_debug_assert(idx <= 15);
|
|
|
|
return (op << 4) | idx;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* get_memop
|
|
|
|
* @oi: combined op/idx parameter
|
|
|
|
*
|
|
|
|
* Extract the memory operation from the combined value.
|
|
|
|
*/
|
|
|
|
static inline TCGMemOp get_memop(TCGMemOpIdx oi)
|
|
|
|
{
|
|
|
|
return oi >> 4;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* get_mmuidx
|
|
|
|
* @oi: combined op/idx parameter
|
|
|
|
*
|
|
|
|
* Extract the mmu index from the combined value.
|
|
|
|
*/
|
|
|
|
static inline unsigned get_mmuidx(TCGMemOpIdx oi)
|
|
|
|
{
|
|
|
|
return oi & 15;
|
|
|
|
}
|
|
|
|
|
2013-02-22 19:10:00 +01:00
|
|
|
/**
|
|
|
|
* tcg_qemu_tb_exec:
|
2016-04-21 14:58:23 +02:00
|
|
|
* @env: pointer to CPUArchState for the CPU
|
2013-02-22 19:10:00 +01:00
|
|
|
* @tb_ptr: address of generated code for the TB to execute
|
|
|
|
*
|
|
|
|
* Start executing code from a given translation block.
|
|
|
|
* Where translation blocks have been linked, execution
|
|
|
|
* may proceed from the given TB into successive ones.
|
|
|
|
* Control eventually returns only when some action is needed
|
|
|
|
* from the top-level loop: either control must pass to a TB
|
|
|
|
* which has not yet been directly linked, or an asynchronous
|
|
|
|
* event such as an interrupt needs handling.
|
|
|
|
*
|
2016-04-21 14:58:23 +02:00
|
|
|
* Return: The return value is the value passed to the corresponding
|
|
|
|
* tcg_gen_exit_tb() at translation time of the last TB attempted to execute.
|
|
|
|
* The value is either zero or a 4-byte aligned pointer to that TB combined
|
|
|
|
* with additional information in its two least significant bits. The
|
|
|
|
* additional information is encoded as follows:
|
2013-02-22 19:10:00 +01:00
|
|
|
* 0, 1: the link between this TB and the next is via the specified
|
|
|
|
* TB index (0 or 1). That is, we left the TB via (the equivalent
|
|
|
|
* of) "goto_tb <index>". The main loop uses this to determine
|
|
|
|
* how to link the TB just executed to the next.
|
|
|
|
* 2: we are using instruction counting code generation, and we
|
|
|
|
* did not start executing this TB because the instruction counter
|
2016-04-21 14:58:23 +02:00
|
|
|
* would hit zero midway through it. In this case the pointer
|
2013-02-22 19:10:00 +01:00
|
|
|
* returned is the TB we were about to execute, and the caller must
|
|
|
|
* arrange to execute the remaining count of instructions.
|
2013-02-22 19:10:03 +01:00
|
|
|
* 3: we stopped because the CPU's exit_request flag was set
|
|
|
|
* (usually meaning that there is an interrupt that needs to be
|
2016-04-21 14:58:23 +02:00
|
|
|
* handled). The pointer returned is the TB we were about to execute
|
|
|
|
* when we noticed the pending exit request.
|
2013-02-22 19:10:00 +01:00
|
|
|
*
|
|
|
|
* If the bottom two bits indicate an exit-via-index then the CPU
|
|
|
|
* state is correctly synchronised and ready for execution of the next
|
|
|
|
* TB (and in particular the guest PC is the address to execute next).
|
|
|
|
* Otherwise, we gave up on execution of this TB before it started, and
|
2015-04-29 09:52:21 +02:00
|
|
|
* the caller must fix up the CPU state by calling the CPU's
|
2016-04-21 14:58:23 +02:00
|
|
|
* synchronize_from_tb() method with the TB pointer we return (falling
|
2015-04-29 09:52:21 +02:00
|
|
|
* back to calling the CPU's set_pc method with tb->pb if no
|
|
|
|
* synchronize_from_tb() method exists).
|
2013-02-22 19:10:00 +01:00
|
|
|
*
|
|
|
|
* Note that TCG targets may use a different definition of tcg_qemu_tb_exec
|
|
|
|
* to this default (which just calls the prologue.code emitted by
|
|
|
|
* tcg_target_qemu_prologue()).
|
|
|
|
*/
|
2018-05-31 03:06:23 +02:00
|
|
|
#define TB_EXIT_MASK 3
|
|
|
|
#define TB_EXIT_IDX0 0
|
|
|
|
#define TB_EXIT_IDX1 1
|
|
|
|
#define TB_EXIT_IDXMAX 1
|
2013-02-22 19:10:03 +01:00
|
|
|
#define TB_EXIT_REQUESTED 3
|
2013-02-22 19:10:00 +01:00
|
|
|
|
2015-05-19 09:59:34 +02:00
|
|
|
#ifdef HAVE_TCG_QEMU_TB_EXEC
|
|
|
|
uintptr_t tcg_qemu_tb_exec(CPUArchState *env, uint8_t *tb_ptr);
|
|
|
|
#else
|
2011-09-30 21:23:06 +02:00
|
|
|
# define tcg_qemu_tb_exec(env, tb_ptr) \
|
2017-07-12 23:15:52 +02:00
|
|
|
((uintptr_t (*)(void *, void *))tcg_ctx->code_gen_prologue)(env, tb_ptr)
|
2008-05-30 22:56:52 +02:00
|
|
|
#endif
|
2012-03-19 20:25:11 +01:00
|
|
|
|
|
|
|
void tcg_register_jit(void *buf, size_t buf_size);
|
2012-10-31 08:04:25 +01:00
|
|
|
|
2017-09-15 23:11:45 +02:00
|
|
|
#if TCG_TARGET_MAYBE_vec
|
|
|
|
/* Return zero if the tuple (opc, type, vece) is unsupportable;
|
|
|
|
return > 0 if it is directly supportable;
|
|
|
|
return < 0 if we must call tcg_expand_vec_op. */
|
|
|
|
int tcg_can_emit_vec_op(TCGOpcode, TCGType, unsigned);
|
|
|
|
#else
|
|
|
|
static inline int tcg_can_emit_vec_op(TCGOpcode o, TCGType t, unsigned ve)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Expand the tuple (opc, type, vece) on the given arguments. */
|
|
|
|
void tcg_expand_vec_op(TCGOpcode, TCGType, unsigned, TCGArg, ...);
|
|
|
|
|
|
|
|
/* Replicate a constant C accoring to the log2 of the element size. */
|
|
|
|
uint64_t dup_const(unsigned vece, uint64_t c);
|
|
|
|
|
|
|
|
#define dup_const(VECE, C) \
|
|
|
|
(__builtin_constant_p(VECE) \
|
|
|
|
? ( (VECE) == MO_8 ? 0x0101010101010101ull * (uint8_t)(C) \
|
|
|
|
: (VECE) == MO_16 ? 0x0001000100010001ull * (uint16_t)(C) \
|
|
|
|
: (VECE) == MO_32 ? 0x0000000100000001ull * (uint32_t)(C) \
|
|
|
|
: dup_const(VECE, C)) \
|
|
|
|
: dup_const(VECE, C))
|
|
|
|
|
|
|
|
|
2013-08-27 22:13:44 +02:00
|
|
|
/*
|
|
|
|
* Memory helpers that will be used by TCG generated code.
|
|
|
|
*/
|
|
|
|
#ifdef CONFIG_SOFTMMU
|
2013-08-27 23:09:14 +02:00
|
|
|
/* Value zero-extended to tcg register size. */
|
|
|
|
tcg_target_ulong helper_ret_ldub_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
tcg_target_ulong helper_le_lduw_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
tcg_target_ulong helper_le_ldul_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
uint64_t helper_le_ldq_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
tcg_target_ulong helper_be_lduw_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
tcg_target_ulong helper_be_ldul_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
uint64_t helper_be_ldq_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-08-27 22:13:44 +02:00
|
|
|
|
2013-08-27 23:09:14 +02:00
|
|
|
/* Value sign-extended to tcg register size. */
|
|
|
|
tcg_target_ulong helper_ret_ldsb_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
tcg_target_ulong helper_le_ldsw_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
tcg_target_ulong helper_le_ldsl_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
tcg_target_ulong helper_be_ldsw_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
tcg_target_ulong helper_be_ldsl_mmu(CPUArchState *env, target_ulong addr,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-08-27 23:09:14 +02:00
|
|
|
|
2013-08-27 22:13:44 +02:00
|
|
|
void helper_ret_stb_mmu(CPUArchState *env, target_ulong addr, uint8_t val,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
void helper_le_stw_mmu(CPUArchState *env, target_ulong addr, uint16_t val,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
void helper_le_stl_mmu(CPUArchState *env, target_ulong addr, uint32_t val,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
void helper_le_stq_mmu(CPUArchState *env, target_ulong addr, uint64_t val,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
void helper_be_stw_mmu(CPUArchState *env, target_ulong addr, uint16_t val,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
void helper_be_stl_mmu(CPUArchState *env, target_ulong addr, uint32_t val,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
void helper_be_stq_mmu(CPUArchState *env, target_ulong addr, uint64_t val,
|
2015-05-13 18:10:33 +02:00
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
2013-09-04 20:45:20 +02:00
|
|
|
|
2015-07-10 11:56:50 +02:00
|
|
|
uint8_t helper_ret_ldb_cmmu(CPUArchState *env, target_ulong addr,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint16_t helper_le_ldw_cmmu(CPUArchState *env, target_ulong addr,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint32_t helper_le_ldl_cmmu(CPUArchState *env, target_ulong addr,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint64_t helper_le_ldq_cmmu(CPUArchState *env, target_ulong addr,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint16_t helper_be_ldw_cmmu(CPUArchState *env, target_ulong addr,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint32_t helper_be_ldl_cmmu(CPUArchState *env, target_ulong addr,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint64_t helper_be_ldq_cmmu(CPUArchState *env, target_ulong addr,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
|
2013-09-04 20:45:20 +02:00
|
|
|
/* Temporary aliases until backends are converted. */
|
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
|
|
# define helper_ret_ldsw_mmu helper_be_ldsw_mmu
|
|
|
|
# define helper_ret_lduw_mmu helper_be_lduw_mmu
|
|
|
|
# define helper_ret_ldsl_mmu helper_be_ldsl_mmu
|
|
|
|
# define helper_ret_ldul_mmu helper_be_ldul_mmu
|
2015-07-10 11:56:50 +02:00
|
|
|
# define helper_ret_ldl_mmu helper_be_ldul_mmu
|
2013-09-04 20:45:20 +02:00
|
|
|
# define helper_ret_ldq_mmu helper_be_ldq_mmu
|
|
|
|
# define helper_ret_stw_mmu helper_be_stw_mmu
|
|
|
|
# define helper_ret_stl_mmu helper_be_stl_mmu
|
|
|
|
# define helper_ret_stq_mmu helper_be_stq_mmu
|
2015-07-10 11:56:50 +02:00
|
|
|
# define helper_ret_ldw_cmmu helper_be_ldw_cmmu
|
|
|
|
# define helper_ret_ldl_cmmu helper_be_ldl_cmmu
|
|
|
|
# define helper_ret_ldq_cmmu helper_be_ldq_cmmu
|
2013-09-04 20:45:20 +02:00
|
|
|
#else
|
|
|
|
# define helper_ret_ldsw_mmu helper_le_ldsw_mmu
|
|
|
|
# define helper_ret_lduw_mmu helper_le_lduw_mmu
|
|
|
|
# define helper_ret_ldsl_mmu helper_le_ldsl_mmu
|
|
|
|
# define helper_ret_ldul_mmu helper_le_ldul_mmu
|
2015-07-10 11:56:50 +02:00
|
|
|
# define helper_ret_ldl_mmu helper_le_ldul_mmu
|
2013-09-04 20:45:20 +02:00
|
|
|
# define helper_ret_ldq_mmu helper_le_ldq_mmu
|
|
|
|
# define helper_ret_stw_mmu helper_le_stw_mmu
|
|
|
|
# define helper_ret_stl_mmu helper_le_stl_mmu
|
|
|
|
# define helper_ret_stq_mmu helper_le_stq_mmu
|
2015-07-10 11:56:50 +02:00
|
|
|
# define helper_ret_ldw_cmmu helper_le_ldw_cmmu
|
|
|
|
# define helper_ret_ldl_cmmu helper_le_ldl_cmmu
|
|
|
|
# define helper_ret_ldq_cmmu helper_le_ldq_cmmu
|
2013-09-04 20:45:20 +02:00
|
|
|
#endif
|
2013-08-27 22:13:44 +02:00
|
|
|
|
2016-06-28 20:37:27 +02:00
|
|
|
uint32_t helper_atomic_cmpxchgb_mmu(CPUArchState *env, target_ulong addr,
|
|
|
|
uint32_t cmpv, uint32_t newv,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint32_t helper_atomic_cmpxchgw_le_mmu(CPUArchState *env, target_ulong addr,
|
|
|
|
uint32_t cmpv, uint32_t newv,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint32_t helper_atomic_cmpxchgl_le_mmu(CPUArchState *env, target_ulong addr,
|
|
|
|
uint32_t cmpv, uint32_t newv,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint64_t helper_atomic_cmpxchgq_le_mmu(CPUArchState *env, target_ulong addr,
|
|
|
|
uint64_t cmpv, uint64_t newv,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint32_t helper_atomic_cmpxchgw_be_mmu(CPUArchState *env, target_ulong addr,
|
|
|
|
uint32_t cmpv, uint32_t newv,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint32_t helper_atomic_cmpxchgl_be_mmu(CPUArchState *env, target_ulong addr,
|
|
|
|
uint32_t cmpv, uint32_t newv,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
uint64_t helper_atomic_cmpxchgq_be_mmu(CPUArchState *env, target_ulong addr,
|
|
|
|
uint64_t cmpv, uint64_t newv,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
|
|
|
|
#define GEN_ATOMIC_HELPER(NAME, TYPE, SUFFIX) \
|
|
|
|
TYPE helper_atomic_ ## NAME ## SUFFIX ## _mmu \
|
|
|
|
(CPUArchState *env, target_ulong addr, TYPE val, \
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
|
2016-09-02 21:23:57 +02:00
|
|
|
#ifdef CONFIG_ATOMIC64
|
2016-06-28 20:37:27 +02:00
|
|
|
#define GEN_ATOMIC_HELPER_ALL(NAME) \
|
2016-09-02 21:23:57 +02:00
|
|
|
GEN_ATOMIC_HELPER(NAME, uint32_t, b) \
|
2016-06-28 20:37:27 +02:00
|
|
|
GEN_ATOMIC_HELPER(NAME, uint32_t, w_le) \
|
|
|
|
GEN_ATOMIC_HELPER(NAME, uint32_t, w_be) \
|
2016-09-02 21:23:57 +02:00
|
|
|
GEN_ATOMIC_HELPER(NAME, uint32_t, l_le) \
|
2016-06-28 20:37:27 +02:00
|
|
|
GEN_ATOMIC_HELPER(NAME, uint32_t, l_be) \
|
2016-09-02 21:23:57 +02:00
|
|
|
GEN_ATOMIC_HELPER(NAME, uint64_t, q_le) \
|
2016-06-28 20:37:27 +02:00
|
|
|
GEN_ATOMIC_HELPER(NAME, uint64_t, q_be)
|
2016-09-02 21:23:57 +02:00
|
|
|
#else
|
|
|
|
#define GEN_ATOMIC_HELPER_ALL(NAME) \
|
|
|
|
GEN_ATOMIC_HELPER(NAME, uint32_t, b) \
|
|
|
|
GEN_ATOMIC_HELPER(NAME, uint32_t, w_le) \
|
|
|
|
GEN_ATOMIC_HELPER(NAME, uint32_t, w_be) \
|
|
|
|
GEN_ATOMIC_HELPER(NAME, uint32_t, l_le) \
|
|
|
|
GEN_ATOMIC_HELPER(NAME, uint32_t, l_be)
|
|
|
|
#endif
|
2016-06-28 20:37:27 +02:00
|
|
|
|
|
|
|
GEN_ATOMIC_HELPER_ALL(fetch_add)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(fetch_sub)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(fetch_and)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(fetch_or)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(fetch_xor)
|
2018-05-10 19:10:57 +02:00
|
|
|
GEN_ATOMIC_HELPER_ALL(fetch_smin)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(fetch_umin)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(fetch_smax)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(fetch_umax)
|
2016-06-28 20:37:27 +02:00
|
|
|
|
|
|
|
GEN_ATOMIC_HELPER_ALL(add_fetch)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(sub_fetch)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(and_fetch)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(or_fetch)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(xor_fetch)
|
2018-05-10 19:10:57 +02:00
|
|
|
GEN_ATOMIC_HELPER_ALL(smin_fetch)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(umin_fetch)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(smax_fetch)
|
|
|
|
GEN_ATOMIC_HELPER_ALL(umax_fetch)
|
2016-06-28 20:37:27 +02:00
|
|
|
|
|
|
|
GEN_ATOMIC_HELPER_ALL(xchg)
|
|
|
|
|
|
|
|
#undef GEN_ATOMIC_HELPER_ALL
|
|
|
|
#undef GEN_ATOMIC_HELPER
|
2013-08-27 22:13:44 +02:00
|
|
|
#endif /* CONFIG_SOFTMMU */
|
|
|
|
|
2018-08-16 01:31:47 +02:00
|
|
|
/*
|
|
|
|
* These aren't really a "proper" helpers because TCG cannot manage Int128.
|
|
|
|
* However, use the same format as the others, for use by the backends.
|
|
|
|
*
|
|
|
|
* The cmpxchg functions are only defined if HAVE_CMPXCHG128;
|
|
|
|
* the ld/st functions are only defined if HAVE_ATOMIC128,
|
|
|
|
* as defined by <qemu/atomic128.h>.
|
|
|
|
*/
|
2016-06-30 06:10:59 +02:00
|
|
|
Int128 helper_atomic_cmpxchgo_le_mmu(CPUArchState *env, target_ulong addr,
|
|
|
|
Int128 cmpv, Int128 newv,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
Int128 helper_atomic_cmpxchgo_be_mmu(CPUArchState *env, target_ulong addr,
|
|
|
|
Int128 cmpv, Int128 newv,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
|
|
|
|
Int128 helper_atomic_ldo_le_mmu(CPUArchState *env, target_ulong addr,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
Int128 helper_atomic_ldo_be_mmu(CPUArchState *env, target_ulong addr,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
void helper_atomic_sto_le_mmu(CPUArchState *env, target_ulong addr, Int128 val,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
void helper_atomic_sto_be_mmu(CPUArchState *env, target_ulong addr, Int128 val,
|
|
|
|
TCGMemOpIdx oi, uintptr_t retaddr);
|
|
|
|
|
2019-03-17 01:27:29 +01:00
|
|
|
#ifdef CONFIG_DEBUG_TCG
|
|
|
|
void tcg_assert_listed_vecop(TCGOpcode);
|
|
|
|
#else
|
|
|
|
static inline void tcg_assert_listed_vecop(TCGOpcode op) { }
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static inline const TCGOpcode *tcg_swap_vecop_list(const TCGOpcode *n)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_DEBUG_TCG
|
|
|
|
const TCGOpcode *o = tcg_ctx->vecop_list;
|
|
|
|
tcg_ctx->vecop_list = n;
|
|
|
|
return o;
|
|
|
|
#else
|
|
|
|
return NULL;
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
bool tcg_can_emit_vecop_list(const TCGOpcode *, TCGType, unsigned);
|
|
|
|
|
2013-08-27 22:13:44 +02:00
|
|
|
#endif /* TCG_H */
|