target/arm: Honor the HCR_EL2.TSW bit
These bits trap EL1 access to set/way cache maintenance insns. Buglink: https://bugs.launchpad.net/bugs/1863685 Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20200229012811.24129-8-richard.henderson@linaro.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
8492921851
commit
1803d2713b
|
@ -543,6 +543,16 @@ static CPAccessResult access_tvm_trvm(CPUARMState *env, const ARMCPRegInfo *ri,
|
|||
return CP_ACCESS_OK;
|
||||
}
|
||||
|
||||
/* Check for traps from EL1 due to HCR_EL2.TSW. */
|
||||
static CPAccessResult access_tsw(CPUARMState *env, const ARMCPRegInfo *ri,
|
||||
bool isread)
|
||||
{
|
||||
if (arm_current_el(env) == 1 && (arm_hcr_el2_eff(env) & HCR_TSW)) {
|
||||
return CP_ACCESS_TRAP_EL2;
|
||||
}
|
||||
return CP_ACCESS_OK;
|
||||
}
|
||||
|
||||
static void dacr_write(CPUARMState *env, const ARMCPRegInfo *ri, uint64_t value)
|
||||
{
|
||||
ARMCPU *cpu = env_archcpu(env);
|
||||
|
@ -4704,14 +4714,14 @@ static const ARMCPRegInfo v8_cp_reginfo[] = {
|
|||
.access = PL1_W, .type = ARM_CP_NOP },
|
||||
{ .name = "DC_ISW", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 1, .opc1 = 0, .crn = 7, .crm = 6, .opc2 = 2,
|
||||
.access = PL1_W, .type = ARM_CP_NOP },
|
||||
.access = PL1_W, .accessfn = access_tsw, .type = ARM_CP_NOP },
|
||||
{ .name = "DC_CVAC", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 1, .opc1 = 3, .crn = 7, .crm = 10, .opc2 = 1,
|
||||
.access = PL0_W, .type = ARM_CP_NOP,
|
||||
.accessfn = aa64_cacheop_access },
|
||||
{ .name = "DC_CSW", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 1, .opc1 = 0, .crn = 7, .crm = 10, .opc2 = 2,
|
||||
.access = PL1_W, .type = ARM_CP_NOP },
|
||||
.access = PL1_W, .accessfn = access_tsw, .type = ARM_CP_NOP },
|
||||
{ .name = "DC_CVAU", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 1, .opc1 = 3, .crn = 7, .crm = 11, .opc2 = 1,
|
||||
.access = PL0_W, .type = ARM_CP_NOP,
|
||||
|
@ -4722,7 +4732,7 @@ static const ARMCPRegInfo v8_cp_reginfo[] = {
|
|||
.accessfn = aa64_cacheop_access },
|
||||
{ .name = "DC_CISW", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 1, .opc1 = 0, .crn = 7, .crm = 14, .opc2 = 2,
|
||||
.access = PL1_W, .type = ARM_CP_NOP },
|
||||
.access = PL1_W, .accessfn = access_tsw, .type = ARM_CP_NOP },
|
||||
/* TLBI operations */
|
||||
{ .name = "TLBI_VMALLE1IS", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 1, .opc1 = 0, .crn = 8, .crm = 3, .opc2 = 0,
|
||||
|
@ -4903,17 +4913,17 @@ static const ARMCPRegInfo v8_cp_reginfo[] = {
|
|||
{ .name = "DCIMVAC", .cp = 15, .opc1 = 0, .crn = 7, .crm = 6, .opc2 = 1,
|
||||
.type = ARM_CP_NOP, .access = PL1_W },
|
||||
{ .name = "DCISW", .cp = 15, .opc1 = 0, .crn = 7, .crm = 6, .opc2 = 2,
|
||||
.type = ARM_CP_NOP, .access = PL1_W },
|
||||
.type = ARM_CP_NOP, .access = PL1_W, .accessfn = access_tsw },
|
||||
{ .name = "DCCMVAC", .cp = 15, .opc1 = 0, .crn = 7, .crm = 10, .opc2 = 1,
|
||||
.type = ARM_CP_NOP, .access = PL1_W },
|
||||
{ .name = "DCCSW", .cp = 15, .opc1 = 0, .crn = 7, .crm = 10, .opc2 = 2,
|
||||
.type = ARM_CP_NOP, .access = PL1_W },
|
||||
.type = ARM_CP_NOP, .access = PL1_W, .accessfn = access_tsw },
|
||||
{ .name = "DCCMVAU", .cp = 15, .opc1 = 0, .crn = 7, .crm = 11, .opc2 = 1,
|
||||
.type = ARM_CP_NOP, .access = PL1_W },
|
||||
{ .name = "DCCIMVAC", .cp = 15, .opc1 = 0, .crn = 7, .crm = 14, .opc2 = 1,
|
||||
.type = ARM_CP_NOP, .access = PL1_W },
|
||||
{ .name = "DCCISW", .cp = 15, .opc1 = 0, .crn = 7, .crm = 14, .opc2 = 2,
|
||||
.type = ARM_CP_NOP, .access = PL1_W },
|
||||
.type = ARM_CP_NOP, .access = PL1_W, .accessfn = access_tsw },
|
||||
/* MMU Domain access control / MPU write buffer control */
|
||||
{ .name = "DACR", .cp = 15, .opc1 = 0, .crn = 3, .crm = 0, .opc2 = 0,
|
||||
.access = PL1_RW, .accessfn = access_tvm_trvm, .resetvalue = 0,
|
||||
|
|
Loading…
Reference in a new issue