target/arm: Implement ID_PFR2
This was defined at some point before ARMv8.4, and will shortly be used by new processor descriptions. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210120204400.1056582-1-richard.henderson@linaro.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
7e7eb9f852
commit
1d51bc96cc
|
@ -922,6 +922,7 @@ struct ARMCPU {
|
||||||
uint32_t id_mmfr4;
|
uint32_t id_mmfr4;
|
||||||
uint32_t id_pfr0;
|
uint32_t id_pfr0;
|
||||||
uint32_t id_pfr1;
|
uint32_t id_pfr1;
|
||||||
|
uint32_t id_pfr2;
|
||||||
uint32_t mvfr0;
|
uint32_t mvfr0;
|
||||||
uint32_t mvfr1;
|
uint32_t mvfr1;
|
||||||
uint32_t mvfr2;
|
uint32_t mvfr2;
|
||||||
|
|
|
@ -7662,11 +7662,11 @@ void register_cp_regs_for_features(ARMCPU *cpu)
|
||||||
.access = PL1_R, .type = ARM_CP_CONST,
|
.access = PL1_R, .type = ARM_CP_CONST,
|
||||||
.accessfn = access_aa64_tid3,
|
.accessfn = access_aa64_tid3,
|
||||||
.resetvalue = 0 },
|
.resetvalue = 0 },
|
||||||
{ .name = "MVFR4_EL1_RESERVED", .state = ARM_CP_STATE_AA64,
|
{ .name = "ID_PFR2", .state = ARM_CP_STATE_BOTH,
|
||||||
.opc0 = 3, .opc1 = 0, .crn = 0, .crm = 3, .opc2 = 4,
|
.opc0 = 3, .opc1 = 0, .crn = 0, .crm = 3, .opc2 = 4,
|
||||||
.access = PL1_R, .type = ARM_CP_CONST,
|
.access = PL1_R, .type = ARM_CP_CONST,
|
||||||
.accessfn = access_aa64_tid3,
|
.accessfn = access_aa64_tid3,
|
||||||
.resetvalue = 0 },
|
.resetvalue = cpu->isar.id_pfr2 },
|
||||||
{ .name = "MVFR5_EL1_RESERVED", .state = ARM_CP_STATE_AA64,
|
{ .name = "MVFR5_EL1_RESERVED", .state = ARM_CP_STATE_AA64,
|
||||||
.opc0 = 3, .opc1 = 0, .crn = 0, .crm = 3, .opc2 = 5,
|
.opc0 = 3, .opc1 = 0, .crn = 0, .crm = 3, .opc2 = 5,
|
||||||
.access = PL1_R, .type = ARM_CP_CONST,
|
.access = PL1_R, .type = ARM_CP_CONST,
|
||||||
|
|
|
@ -578,6 +578,8 @@ bool kvm_arm_get_host_cpu_features(ARMHostCPUFeatures *ahcf)
|
||||||
ARM64_SYS_REG(3, 0, 0, 1, 0));
|
ARM64_SYS_REG(3, 0, 0, 1, 0));
|
||||||
err |= read_sys_reg32(fdarray[2], &ahcf->isar.id_pfr1,
|
err |= read_sys_reg32(fdarray[2], &ahcf->isar.id_pfr1,
|
||||||
ARM64_SYS_REG(3, 0, 0, 1, 1));
|
ARM64_SYS_REG(3, 0, 0, 1, 1));
|
||||||
|
err |= read_sys_reg32(fdarray[2], &ahcf->isar.id_pfr2,
|
||||||
|
ARM64_SYS_REG(3, 0, 0, 3, 4));
|
||||||
err |= read_sys_reg32(fdarray[2], &ahcf->isar.id_dfr0,
|
err |= read_sys_reg32(fdarray[2], &ahcf->isar.id_dfr0,
|
||||||
ARM64_SYS_REG(3, 0, 0, 1, 2));
|
ARM64_SYS_REG(3, 0, 0, 1, 2));
|
||||||
err |= read_sys_reg32(fdarray[2], &ahcf->isar.id_mmfr0,
|
err |= read_sys_reg32(fdarray[2], &ahcf->isar.id_mmfr0,
|
||||||
|
|
Loading…
Reference in a new issue