xilinx_axidma: Fix rx/tx halted bit.
If there is no DMA buffer descriptor, the DMA halts, not idles. Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com> Acked-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@gmail.com>
This commit is contained in:
parent
e1500e35c2
commit
210914e299
|
@ -276,7 +276,7 @@ static void stream_process_mem2s(struct Stream *s,
|
||||||
stream_desc_load(s, s->regs[R_CURDESC]);
|
stream_desc_load(s, s->regs[R_CURDESC]);
|
||||||
|
|
||||||
if (s->desc.status & SDESC_STATUS_COMPLETE) {
|
if (s->desc.status & SDESC_STATUS_COMPLETE) {
|
||||||
s->regs[R_DMASR] |= DMASR_IDLE;
|
s->regs[R_DMASR] |= DMASR_HALTED;
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -331,7 +331,7 @@ static void stream_process_s2mem(struct Stream *s,
|
||||||
stream_desc_load(s, s->regs[R_CURDESC]);
|
stream_desc_load(s, s->regs[R_CURDESC]);
|
||||||
|
|
||||||
if (s->desc.status & SDESC_STATUS_COMPLETE) {
|
if (s->desc.status & SDESC_STATUS_COMPLETE) {
|
||||||
s->regs[R_DMASR] |= DMASR_IDLE;
|
s->regs[R_DMASR] |= DMASR_HALTED;
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
Loading…
Reference in a new issue