hw/arm/virt-acpi-build: Set COHACC override flag in IORT SMMUv3 node
Let's report IO-coherent access is supported for translation
table walks, descriptor fetches and queues by setting the COHACC
override flag. Without that, we observe wrong command opcodes.
The DT description also advertises the dma coherency.
Fixes a703b4f6c1
("hw/arm/virt-acpi-build: Add smmuv3 node in IORT table")
Signed-off-by: Eric Auger <eric.auger@redhat.com>
Reported-by: Shameerali Kolothum Thodi <shameerali.kolothum.thodi@huawei.com>
Tested-by: Shameer Kolothum <shameerali.kolothum.thodi@huawei.com>
Reviewed-by: Andrew Jones <drjones@redhat.com>
Message-id: 20190107101041.765-1-eric.auger@redhat.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
4076618095
commit
29bbccc278
|
@ -418,6 +418,7 @@ build_iort(GArray *table_data, BIOSLinker *linker, VirtMachineState *vms)
|
|||
smmu->mapping_count = cpu_to_le32(1);
|
||||
smmu->mapping_offset = cpu_to_le32(sizeof(*smmu));
|
||||
smmu->base_address = cpu_to_le64(vms->memmap[VIRT_SMMU].base);
|
||||
smmu->flags = cpu_to_le32(ACPI_IORT_SMMU_V3_COHACC_OVERRIDE);
|
||||
smmu->event_gsiv = cpu_to_le32(irq);
|
||||
smmu->pri_gsiv = cpu_to_le32(irq + 1);
|
||||
smmu->gerr_gsiv = cpu_to_le32(irq + 2);
|
||||
|
|
|
@ -626,6 +626,8 @@ struct AcpiIortItsGroup {
|
|||
} QEMU_PACKED;
|
||||
typedef struct AcpiIortItsGroup AcpiIortItsGroup;
|
||||
|
||||
#define ACPI_IORT_SMMU_V3_COHACC_OVERRIDE 1
|
||||
|
||||
struct AcpiIortSmmu3 {
|
||||
ACPI_IORT_NODE_HEADER_DEF
|
||||
uint64_t base_address;
|
||||
|
|
Loading…
Reference in a new issue