target-sparc: Split out get_temp_i32
Signed-off-by: Richard Henderson <rth@twiddle.net> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
This commit is contained in:
parent
5e6ed43923
commit
2ae23e1782
|
@ -125,6 +125,22 @@ static int sign_extend(int x, int len)
|
||||||
|
|
||||||
#define IS_IMM (insn & (1<<13))
|
#define IS_IMM (insn & (1<<13))
|
||||||
|
|
||||||
|
static inline TCGv_i32 get_temp_i32(DisasContext *dc)
|
||||||
|
{
|
||||||
|
TCGv_i32 t;
|
||||||
|
assert(dc->n_t32 < ARRAY_SIZE(dc->t32));
|
||||||
|
dc->t32[dc->n_t32++] = t = tcg_temp_new_i32();
|
||||||
|
return t;
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline TCGv get_temp_tl(DisasContext *dc)
|
||||||
|
{
|
||||||
|
TCGv t;
|
||||||
|
assert(dc->n_ttl < ARRAY_SIZE(dc->ttl));
|
||||||
|
dc->ttl[dc->n_ttl++] = t = tcg_temp_new();
|
||||||
|
return t;
|
||||||
|
}
|
||||||
|
|
||||||
static inline void gen_update_fprs_dirty(int rd)
|
static inline void gen_update_fprs_dirty(int rd)
|
||||||
{
|
{
|
||||||
#if defined(TARGET_SPARC64)
|
#if defined(TARGET_SPARC64)
|
||||||
|
@ -145,16 +161,13 @@ static TCGv_i32 gen_load_fpr_F(DisasContext *dc, unsigned int src)
|
||||||
if (src & 1) {
|
if (src & 1) {
|
||||||
return MAKE_TCGV_I32(GET_TCGV_I64(cpu_fpr[src / 2]));
|
return MAKE_TCGV_I32(GET_TCGV_I64(cpu_fpr[src / 2]));
|
||||||
} else {
|
} else {
|
||||||
TCGv_i32 ret = tcg_temp_new_i32();
|
TCGv_i32 ret = get_temp_i32(dc);
|
||||||
TCGv_i64 t = tcg_temp_new_i64();
|
TCGv_i64 t = tcg_temp_new_i64();
|
||||||
|
|
||||||
tcg_gen_shri_i64(t, cpu_fpr[src / 2], 32);
|
tcg_gen_shri_i64(t, cpu_fpr[src / 2], 32);
|
||||||
tcg_gen_trunc_i64_i32(ret, t);
|
tcg_gen_trunc_i64_i32(ret, t);
|
||||||
tcg_temp_free_i64(t);
|
tcg_temp_free_i64(t);
|
||||||
|
|
||||||
dc->t32[dc->n_t32++] = ret;
|
|
||||||
assert(dc->n_t32 <= ARRAY_SIZE(dc->t32));
|
|
||||||
|
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
|
@ -265,14 +278,6 @@ static inline void gen_address_mask(DisasContext *dc, TCGv addr)
|
||||||
#endif
|
#endif
|
||||||
}
|
}
|
||||||
|
|
||||||
static inline TCGv get_temp_tl(DisasContext *dc)
|
|
||||||
{
|
|
||||||
TCGv t;
|
|
||||||
assert(dc->n_ttl < ARRAY_SIZE(dc->ttl));
|
|
||||||
dc->ttl[dc->n_ttl++] = t = tcg_temp_new();
|
|
||||||
return t;
|
|
||||||
}
|
|
||||||
|
|
||||||
static inline TCGv gen_load_gpr(DisasContext *dc, int reg)
|
static inline TCGv gen_load_gpr(DisasContext *dc, int reg)
|
||||||
{
|
{
|
||||||
if (reg == 0 || reg >= 8) {
|
if (reg == 0 || reg >= 8) {
|
||||||
|
|
Loading…
Reference in a new issue