target/riscv: add vector configure instruction
vsetvl and vsetvli are two configure instructions for vl, vtype. TB flags should update after configure instructions. The (ill, lmul, sew ) of vtype and the bit of (VSTART == 0 && VL == VLMAX) will be placed within tb_flags. Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20200701152549.1218-5-zhiwei_liu@c-sky.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
parent
8e3a1f1887
commit
2b7168fc43
|
@ -1,4 +1,4 @@
|
||||||
obj-y += translate.o op_helper.o cpu_helper.o cpu.o csr.o fpu_helper.o gdbstub.o
|
obj-y += translate.o op_helper.o cpu_helper.o cpu.o csr.o fpu_helper.o vector_helper.o gdbstub.o
|
||||||
obj-$(CONFIG_SOFTMMU) += pmp.o
|
obj-$(CONFIG_SOFTMMU) += pmp.o
|
||||||
|
|
||||||
ifeq ($(CONFIG_SOFTMMU),y)
|
ifeq ($(CONFIG_SOFTMMU),y)
|
||||||
|
|
|
@ -21,6 +21,7 @@
|
||||||
#define RISCV_CPU_H
|
#define RISCV_CPU_H
|
||||||
|
|
||||||
#include "hw/core/cpu.h"
|
#include "hw/core/cpu.h"
|
||||||
|
#include "hw/registerfields.h"
|
||||||
#include "exec/cpu-defs.h"
|
#include "exec/cpu-defs.h"
|
||||||
#include "fpu/softfloat-types.h"
|
#include "fpu/softfloat-types.h"
|
||||||
|
|
||||||
|
@ -93,6 +94,12 @@ typedef struct CPURISCVState CPURISCVState;
|
||||||
|
|
||||||
#define RV_VLEN_MAX 512
|
#define RV_VLEN_MAX 512
|
||||||
|
|
||||||
|
FIELD(VTYPE, VLMUL, 0, 2)
|
||||||
|
FIELD(VTYPE, VSEW, 2, 3)
|
||||||
|
FIELD(VTYPE, VEDIV, 5, 2)
|
||||||
|
FIELD(VTYPE, RESERVED, 7, sizeof(target_ulong) * 8 - 9)
|
||||||
|
FIELD(VTYPE, VILL, sizeof(target_ulong) * 8 - 2, 1)
|
||||||
|
|
||||||
struct CPURISCVState {
|
struct CPURISCVState {
|
||||||
target_ulong gpr[32];
|
target_ulong gpr[32];
|
||||||
uint64_t fpr[32]; /* assume both F and D extensions */
|
uint64_t fpr[32]; /* assume both F and D extensions */
|
||||||
|
@ -352,19 +359,62 @@ void riscv_cpu_set_fflags(CPURISCVState *env, target_ulong);
|
||||||
#define TB_FLAGS_MMU_MASK 3
|
#define TB_FLAGS_MMU_MASK 3
|
||||||
#define TB_FLAGS_MSTATUS_FS MSTATUS_FS
|
#define TB_FLAGS_MSTATUS_FS MSTATUS_FS
|
||||||
|
|
||||||
static inline void cpu_get_tb_cpu_state(CPURISCVState *env, target_ulong *pc,
|
typedef CPURISCVState CPUArchState;
|
||||||
target_ulong *cs_base, uint32_t *flags)
|
typedef RISCVCPU ArchCPU;
|
||||||
|
#include "exec/cpu-all.h"
|
||||||
|
|
||||||
|
FIELD(TB_FLAGS, VL_EQ_VLMAX, 2, 1)
|
||||||
|
FIELD(TB_FLAGS, LMUL, 3, 2)
|
||||||
|
FIELD(TB_FLAGS, SEW, 5, 3)
|
||||||
|
FIELD(TB_FLAGS, VILL, 8, 1)
|
||||||
|
|
||||||
|
/*
|
||||||
|
* A simplification for VLMAX
|
||||||
|
* = (1 << LMUL) * VLEN / (8 * (1 << SEW))
|
||||||
|
* = (VLEN << LMUL) / (8 << SEW)
|
||||||
|
* = (VLEN << LMUL) >> (SEW + 3)
|
||||||
|
* = VLEN >> (SEW + 3 - LMUL)
|
||||||
|
*/
|
||||||
|
static inline uint32_t vext_get_vlmax(RISCVCPU *cpu, target_ulong vtype)
|
||||||
{
|
{
|
||||||
|
uint8_t sew, lmul;
|
||||||
|
|
||||||
|
sew = FIELD_EX64(vtype, VTYPE, VSEW);
|
||||||
|
lmul = FIELD_EX64(vtype, VTYPE, VLMUL);
|
||||||
|
return cpu->cfg.vlen >> (sew + 3 - lmul);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline void cpu_get_tb_cpu_state(CPURISCVState *env, target_ulong *pc,
|
||||||
|
target_ulong *cs_base, uint32_t *pflags)
|
||||||
|
{
|
||||||
|
uint32_t flags = 0;
|
||||||
|
|
||||||
*pc = env->pc;
|
*pc = env->pc;
|
||||||
*cs_base = 0;
|
*cs_base = 0;
|
||||||
|
|
||||||
|
if (riscv_has_ext(env, RVV)) {
|
||||||
|
uint32_t vlmax = vext_get_vlmax(env_archcpu(env), env->vtype);
|
||||||
|
bool vl_eq_vlmax = (env->vstart == 0) && (vlmax == env->vl);
|
||||||
|
flags = FIELD_DP32(flags, TB_FLAGS, VILL,
|
||||||
|
FIELD_EX64(env->vtype, VTYPE, VILL));
|
||||||
|
flags = FIELD_DP32(flags, TB_FLAGS, SEW,
|
||||||
|
FIELD_EX64(env->vtype, VTYPE, VSEW));
|
||||||
|
flags = FIELD_DP32(flags, TB_FLAGS, LMUL,
|
||||||
|
FIELD_EX64(env->vtype, VTYPE, VLMUL));
|
||||||
|
flags = FIELD_DP32(flags, TB_FLAGS, VL_EQ_VLMAX, vl_eq_vlmax);
|
||||||
|
} else {
|
||||||
|
flags = FIELD_DP32(flags, TB_FLAGS, VILL, 1);
|
||||||
|
}
|
||||||
|
|
||||||
#ifdef CONFIG_USER_ONLY
|
#ifdef CONFIG_USER_ONLY
|
||||||
*flags = TB_FLAGS_MSTATUS_FS;
|
flags |= TB_FLAGS_MSTATUS_FS;
|
||||||
#else
|
#else
|
||||||
*flags = cpu_mmu_index(env, 0);
|
flags |= cpu_mmu_index(env, 0);
|
||||||
if (riscv_cpu_fp_enabled(env)) {
|
if (riscv_cpu_fp_enabled(env)) {
|
||||||
*flags |= env->mstatus & MSTATUS_FS;
|
flags |= env->mstatus & MSTATUS_FS;
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
|
*pflags = flags;
|
||||||
}
|
}
|
||||||
|
|
||||||
int riscv_csrrw(CPURISCVState *env, int csrno, target_ulong *ret_value,
|
int riscv_csrrw(CPURISCVState *env, int csrno, target_ulong *ret_value,
|
||||||
|
@ -405,9 +455,4 @@ void riscv_set_csr_ops(int csrno, riscv_csr_operations *ops);
|
||||||
|
|
||||||
void riscv_cpu_register_gdb_regs_for_features(CPUState *cs);
|
void riscv_cpu_register_gdb_regs_for_features(CPUState *cs);
|
||||||
|
|
||||||
typedef CPURISCVState CPUArchState;
|
|
||||||
typedef RISCVCPU ArchCPU;
|
|
||||||
|
|
||||||
#include "exec/cpu-all.h"
|
|
||||||
|
|
||||||
#endif /* RISCV_CPU_H */
|
#endif /* RISCV_CPU_H */
|
||||||
|
|
|
@ -81,3 +81,6 @@ DEF_HELPER_1(tlb_flush, void, env)
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
DEF_HELPER_1(hyp_tlb_flush, void, env)
|
DEF_HELPER_1(hyp_tlb_flush, void, env)
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
/* Vector functions */
|
||||||
|
DEF_HELPER_3(vsetvl, tl, env, tl, tl)
|
||||||
|
|
|
@ -62,6 +62,7 @@
|
||||||
@r_rm ....... ..... ..... ... ..... ....... %rs2 %rs1 %rm %rd
|
@r_rm ....... ..... ..... ... ..... ....... %rs2 %rs1 %rm %rd
|
||||||
@r2_rm ....... ..... ..... ... ..... ....... %rs1 %rm %rd
|
@r2_rm ....... ..... ..... ... ..... ....... %rs1 %rm %rd
|
||||||
@r2 ....... ..... ..... ... ..... ....... %rs1 %rd
|
@r2 ....... ..... ..... ... ..... ....... %rs1 %rd
|
||||||
|
@r2_zimm . zimm:11 ..... ... ..... ....... %rs1 %rd
|
||||||
|
|
||||||
@hfence_gvma ....... ..... ..... ... ..... ....... %rs2 %rs1
|
@hfence_gvma ....... ..... ..... ... ..... ....... %rs2 %rs1
|
||||||
@hfence_vvma ....... ..... ..... ... ..... ....... %rs2 %rs1
|
@hfence_vvma ....... ..... ..... ... ..... ....... %rs2 %rs1
|
||||||
|
@ -209,3 +210,7 @@ fcvt_d_wu 1101001 00001 ..... ... ..... 1010011 @r2_rm
|
||||||
# *** RV32H Base Instruction Set ***
|
# *** RV32H Base Instruction Set ***
|
||||||
hfence_gvma 0110001 ..... ..... 000 00000 1110011 @hfence_gvma
|
hfence_gvma 0110001 ..... ..... 000 00000 1110011 @hfence_gvma
|
||||||
hfence_vvma 0010001 ..... ..... 000 00000 1110011 @hfence_vvma
|
hfence_vvma 0010001 ..... ..... 000 00000 1110011 @hfence_vvma
|
||||||
|
|
||||||
|
# *** RV32V Extension ***
|
||||||
|
vsetvli 0 ........... ..... 111 ..... 1010111 @r2_zimm
|
||||||
|
vsetvl 1000000 ..... ..... 111 ..... 1010111 @r
|
||||||
|
|
79
target/riscv/insn_trans/trans_rvv.inc.c
Normal file
79
target/riscv/insn_trans/trans_rvv.inc.c
Normal file
|
@ -0,0 +1,79 @@
|
||||||
|
/*
|
||||||
|
* RISC-V translation routines for the RVV Standard Extension.
|
||||||
|
*
|
||||||
|
* Copyright (c) 2020 T-Head Semiconductor Co., Ltd. All rights reserved.
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or modify it
|
||||||
|
* under the terms and conditions of the GNU General Public License,
|
||||||
|
* version 2 or later, as published by the Free Software Foundation.
|
||||||
|
*
|
||||||
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
||||||
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||||
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||||
|
* more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with
|
||||||
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*/
|
||||||
|
|
||||||
|
static bool trans_vsetvl(DisasContext *ctx, arg_vsetvl *a)
|
||||||
|
{
|
||||||
|
TCGv s1, s2, dst;
|
||||||
|
|
||||||
|
if (!has_ext(ctx, RVV)) {
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
|
||||||
|
s2 = tcg_temp_new();
|
||||||
|
dst = tcg_temp_new();
|
||||||
|
|
||||||
|
/* Using x0 as the rs1 register specifier, encodes an infinite AVL */
|
||||||
|
if (a->rs1 == 0) {
|
||||||
|
/* As the mask is at least one bit, RV_VLEN_MAX is >= VLMAX */
|
||||||
|
s1 = tcg_const_tl(RV_VLEN_MAX);
|
||||||
|
} else {
|
||||||
|
s1 = tcg_temp_new();
|
||||||
|
gen_get_gpr(s1, a->rs1);
|
||||||
|
}
|
||||||
|
gen_get_gpr(s2, a->rs2);
|
||||||
|
gen_helper_vsetvl(dst, cpu_env, s1, s2);
|
||||||
|
gen_set_gpr(a->rd, dst);
|
||||||
|
tcg_gen_movi_tl(cpu_pc, ctx->pc_succ_insn);
|
||||||
|
lookup_and_goto_ptr(ctx);
|
||||||
|
ctx->base.is_jmp = DISAS_NORETURN;
|
||||||
|
|
||||||
|
tcg_temp_free(s1);
|
||||||
|
tcg_temp_free(s2);
|
||||||
|
tcg_temp_free(dst);
|
||||||
|
return true;
|
||||||
|
}
|
||||||
|
|
||||||
|
static bool trans_vsetvli(DisasContext *ctx, arg_vsetvli *a)
|
||||||
|
{
|
||||||
|
TCGv s1, s2, dst;
|
||||||
|
|
||||||
|
if (!has_ext(ctx, RVV)) {
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
|
||||||
|
s2 = tcg_const_tl(a->zimm);
|
||||||
|
dst = tcg_temp_new();
|
||||||
|
|
||||||
|
/* Using x0 as the rs1 register specifier, encodes an infinite AVL */
|
||||||
|
if (a->rs1 == 0) {
|
||||||
|
/* As the mask is at least one bit, RV_VLEN_MAX is >= VLMAX */
|
||||||
|
s1 = tcg_const_tl(RV_VLEN_MAX);
|
||||||
|
} else {
|
||||||
|
s1 = tcg_temp_new();
|
||||||
|
gen_get_gpr(s1, a->rs1);
|
||||||
|
}
|
||||||
|
gen_helper_vsetvl(dst, cpu_env, s1, s2);
|
||||||
|
gen_set_gpr(a->rd, dst);
|
||||||
|
gen_goto_tb(ctx, 0, ctx->pc_succ_insn);
|
||||||
|
ctx->base.is_jmp = DISAS_NORETURN;
|
||||||
|
|
||||||
|
tcg_temp_free(s1);
|
||||||
|
tcg_temp_free(s2);
|
||||||
|
tcg_temp_free(dst);
|
||||||
|
return true;
|
||||||
|
}
|
|
@ -56,6 +56,12 @@ typedef struct DisasContext {
|
||||||
to reset this known value. */
|
to reset this known value. */
|
||||||
int frm;
|
int frm;
|
||||||
bool ext_ifencei;
|
bool ext_ifencei;
|
||||||
|
/* vector extension */
|
||||||
|
bool vill;
|
||||||
|
uint8_t lmul;
|
||||||
|
uint8_t sew;
|
||||||
|
uint16_t vlen;
|
||||||
|
bool vl_eq_vlmax;
|
||||||
} DisasContext;
|
} DisasContext;
|
||||||
|
|
||||||
#ifdef TARGET_RISCV64
|
#ifdef TARGET_RISCV64
|
||||||
|
@ -712,6 +718,7 @@ static bool gen_shift(DisasContext *ctx, arg_r *a,
|
||||||
#include "insn_trans/trans_rvf.inc.c"
|
#include "insn_trans/trans_rvf.inc.c"
|
||||||
#include "insn_trans/trans_rvd.inc.c"
|
#include "insn_trans/trans_rvd.inc.c"
|
||||||
#include "insn_trans/trans_rvh.inc.c"
|
#include "insn_trans/trans_rvh.inc.c"
|
||||||
|
#include "insn_trans/trans_rvv.inc.c"
|
||||||
#include "insn_trans/trans_privileged.inc.c"
|
#include "insn_trans/trans_privileged.inc.c"
|
||||||
|
|
||||||
/* Include the auto-generated decoder for 16 bit insn */
|
/* Include the auto-generated decoder for 16 bit insn */
|
||||||
|
@ -746,10 +753,11 @@ static void riscv_tr_init_disas_context(DisasContextBase *dcbase, CPUState *cs)
|
||||||
DisasContext *ctx = container_of(dcbase, DisasContext, base);
|
DisasContext *ctx = container_of(dcbase, DisasContext, base);
|
||||||
CPURISCVState *env = cs->env_ptr;
|
CPURISCVState *env = cs->env_ptr;
|
||||||
RISCVCPU *cpu = RISCV_CPU(cs);
|
RISCVCPU *cpu = RISCV_CPU(cs);
|
||||||
|
uint32_t tb_flags = ctx->base.tb->flags;
|
||||||
|
|
||||||
ctx->pc_succ_insn = ctx->base.pc_first;
|
ctx->pc_succ_insn = ctx->base.pc_first;
|
||||||
ctx->mem_idx = ctx->base.tb->flags & TB_FLAGS_MMU_MASK;
|
ctx->mem_idx = tb_flags & TB_FLAGS_MMU_MASK;
|
||||||
ctx->mstatus_fs = ctx->base.tb->flags & TB_FLAGS_MSTATUS_FS;
|
ctx->mstatus_fs = tb_flags & TB_FLAGS_MSTATUS_FS;
|
||||||
ctx->priv_ver = env->priv_ver;
|
ctx->priv_ver = env->priv_ver;
|
||||||
#if !defined(CONFIG_USER_ONLY)
|
#if !defined(CONFIG_USER_ONLY)
|
||||||
if (riscv_has_ext(env, RVH)) {
|
if (riscv_has_ext(env, RVH)) {
|
||||||
|
@ -773,6 +781,11 @@ static void riscv_tr_init_disas_context(DisasContextBase *dcbase, CPUState *cs)
|
||||||
ctx->misa = env->misa;
|
ctx->misa = env->misa;
|
||||||
ctx->frm = -1; /* unknown rounding mode */
|
ctx->frm = -1; /* unknown rounding mode */
|
||||||
ctx->ext_ifencei = cpu->cfg.ext_ifencei;
|
ctx->ext_ifencei = cpu->cfg.ext_ifencei;
|
||||||
|
ctx->vlen = cpu->cfg.vlen;
|
||||||
|
ctx->vill = FIELD_EX32(tb_flags, TB_FLAGS, VILL);
|
||||||
|
ctx->sew = FIELD_EX32(tb_flags, TB_FLAGS, SEW);
|
||||||
|
ctx->lmul = FIELD_EX32(tb_flags, TB_FLAGS, LMUL);
|
||||||
|
ctx->vl_eq_vlmax = FIELD_EX32(tb_flags, TB_FLAGS, VL_EQ_VLMAX);
|
||||||
}
|
}
|
||||||
|
|
||||||
static void riscv_tr_tb_start(DisasContextBase *db, CPUState *cpu)
|
static void riscv_tr_tb_start(DisasContextBase *db, CPUState *cpu)
|
||||||
|
|
53
target/riscv/vector_helper.c
Normal file
53
target/riscv/vector_helper.c
Normal file
|
@ -0,0 +1,53 @@
|
||||||
|
/*
|
||||||
|
* RISC-V Vector Extension Helpers for QEMU.
|
||||||
|
*
|
||||||
|
* Copyright (c) 2020 T-Head Semiconductor Co., Ltd. All rights reserved.
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or modify it
|
||||||
|
* under the terms and conditions of the GNU General Public License,
|
||||||
|
* version 2 or later, as published by the Free Software Foundation.
|
||||||
|
*
|
||||||
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
||||||
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||||
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||||
|
* more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with
|
||||||
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include "qemu/osdep.h"
|
||||||
|
#include "cpu.h"
|
||||||
|
#include "exec/exec-all.h"
|
||||||
|
#include "exec/helper-proto.h"
|
||||||
|
#include <math.h>
|
||||||
|
|
||||||
|
target_ulong HELPER(vsetvl)(CPURISCVState *env, target_ulong s1,
|
||||||
|
target_ulong s2)
|
||||||
|
{
|
||||||
|
int vlmax, vl;
|
||||||
|
RISCVCPU *cpu = env_archcpu(env);
|
||||||
|
uint16_t sew = 8 << FIELD_EX64(s2, VTYPE, VSEW);
|
||||||
|
uint8_t ediv = FIELD_EX64(s2, VTYPE, VEDIV);
|
||||||
|
bool vill = FIELD_EX64(s2, VTYPE, VILL);
|
||||||
|
target_ulong reserved = FIELD_EX64(s2, VTYPE, RESERVED);
|
||||||
|
|
||||||
|
if ((sew > cpu->cfg.elen) || vill || (ediv != 0) || (reserved != 0)) {
|
||||||
|
/* only set vill bit. */
|
||||||
|
env->vtype = FIELD_DP64(0, VTYPE, VILL, 1);
|
||||||
|
env->vl = 0;
|
||||||
|
env->vstart = 0;
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
vlmax = vext_get_vlmax(cpu, s2);
|
||||||
|
if (s1 <= vlmax) {
|
||||||
|
vl = s1;
|
||||||
|
} else {
|
||||||
|
vl = vlmax;
|
||||||
|
}
|
||||||
|
env->vl = vl;
|
||||||
|
env->vtype = s2;
|
||||||
|
env->vstart = 0;
|
||||||
|
return vl;
|
||||||
|
}
|
Loading…
Reference in a new issue