hw/arm/smmuv3: Wired IRQ and GERROR helpers
We introduce some helpers to handle wired IRQs and especially GERROR interrupt. SMMU writes GERROR register on GERROR event and SW acks GERROR interrupts by setting GERRORn. The Wired interrupts are edge sensitive hence the pulse usage. Signed-off-by: Eric Auger <eric.auger@redhat.com> Signed-off-by: Prem Mallappa <prem.mallappa@broadcom.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 1524665762-31355-6-git-send-email-eric.auger@redhat.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
10a83cb988
commit
6a736033d3
|
@ -139,4 +139,18 @@ static inline uint32_t smmuv3_idreg(int regoffset)
|
||||||
return smmuv3_ids[regoffset / 4];
|
return smmuv3_ids[regoffset / 4];
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static inline bool smmuv3_eventq_irq_enabled(SMMUv3State *s)
|
||||||
|
{
|
||||||
|
return FIELD_EX32(s->irq_ctrl, IRQ_CTRL, EVENTQ_IRQEN);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline bool smmuv3_gerror_irq_enabled(SMMUv3State *s)
|
||||||
|
{
|
||||||
|
return FIELD_EX32(s->irq_ctrl, IRQ_CTRL, GERROR_IRQEN);
|
||||||
|
}
|
||||||
|
|
||||||
|
/* public until callers get introduced */
|
||||||
|
void smmuv3_trigger_irq(SMMUv3State *s, SMMUIrq irq, uint32_t gerror_mask);
|
||||||
|
void smmuv3_write_gerrorn(SMMUv3State *s, uint32_t gerrorn);
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -31,6 +31,70 @@
|
||||||
#include "hw/arm/smmuv3.h"
|
#include "hw/arm/smmuv3.h"
|
||||||
#include "smmuv3-internal.h"
|
#include "smmuv3-internal.h"
|
||||||
|
|
||||||
|
/**
|
||||||
|
* smmuv3_trigger_irq - pulse @irq if enabled and update
|
||||||
|
* GERROR register in case of GERROR interrupt
|
||||||
|
*
|
||||||
|
* @irq: irq type
|
||||||
|
* @gerror_mask: mask of gerrors to toggle (relevant if @irq is GERROR)
|
||||||
|
*/
|
||||||
|
void smmuv3_trigger_irq(SMMUv3State *s, SMMUIrq irq, uint32_t gerror_mask)
|
||||||
|
{
|
||||||
|
|
||||||
|
bool pulse = false;
|
||||||
|
|
||||||
|
switch (irq) {
|
||||||
|
case SMMU_IRQ_EVTQ:
|
||||||
|
pulse = smmuv3_eventq_irq_enabled(s);
|
||||||
|
break;
|
||||||
|
case SMMU_IRQ_PRIQ:
|
||||||
|
qemu_log_mask(LOG_UNIMP, "PRI not yet supported\n");
|
||||||
|
break;
|
||||||
|
case SMMU_IRQ_CMD_SYNC:
|
||||||
|
pulse = true;
|
||||||
|
break;
|
||||||
|
case SMMU_IRQ_GERROR:
|
||||||
|
{
|
||||||
|
uint32_t pending = s->gerror ^ s->gerrorn;
|
||||||
|
uint32_t new_gerrors = ~pending & gerror_mask;
|
||||||
|
|
||||||
|
if (!new_gerrors) {
|
||||||
|
/* only toggle non pending errors */
|
||||||
|
return;
|
||||||
|
}
|
||||||
|
s->gerror ^= new_gerrors;
|
||||||
|
trace_smmuv3_write_gerror(new_gerrors, s->gerror);
|
||||||
|
|
||||||
|
pulse = smmuv3_gerror_irq_enabled(s);
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
if (pulse) {
|
||||||
|
trace_smmuv3_trigger_irq(irq);
|
||||||
|
qemu_irq_pulse(s->irq[irq]);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
void smmuv3_write_gerrorn(SMMUv3State *s, uint32_t new_gerrorn)
|
||||||
|
{
|
||||||
|
uint32_t pending = s->gerror ^ s->gerrorn;
|
||||||
|
uint32_t toggled = s->gerrorn ^ new_gerrorn;
|
||||||
|
|
||||||
|
if (toggled & ~pending) {
|
||||||
|
qemu_log_mask(LOG_GUEST_ERROR,
|
||||||
|
"guest toggles non pending errors = 0x%x\n",
|
||||||
|
toggled & ~pending);
|
||||||
|
}
|
||||||
|
|
||||||
|
/*
|
||||||
|
* We do not raise any error in case guest toggles bits corresponding
|
||||||
|
* to not active IRQs (CONSTRAINED UNPREDICTABLE)
|
||||||
|
*/
|
||||||
|
s->gerrorn = new_gerrorn;
|
||||||
|
|
||||||
|
trace_smmuv3_write_gerrorn(toggled & pending, s->gerrorn);
|
||||||
|
}
|
||||||
|
|
||||||
static void smmuv3_init_regs(SMMUv3State *s)
|
static void smmuv3_init_regs(SMMUv3State *s)
|
||||||
{
|
{
|
||||||
/**
|
/**
|
||||||
|
|
|
@ -15,3 +15,6 @@ smmu_get_pte(uint64_t baseaddr, int index, uint64_t pteaddr, uint64_t pte) "base
|
||||||
|
|
||||||
#hw/arm/smmuv3.c
|
#hw/arm/smmuv3.c
|
||||||
smmuv3_read_mmio(uint64_t addr, uint64_t val, unsigned size, uint32_t r) "addr: 0x%"PRIx64" val:0x%"PRIx64" size: 0x%x(%d)"
|
smmuv3_read_mmio(uint64_t addr, uint64_t val, unsigned size, uint32_t r) "addr: 0x%"PRIx64" val:0x%"PRIx64" size: 0x%x(%d)"
|
||||||
|
smmuv3_trigger_irq(int irq) "irq=%d"
|
||||||
|
smmuv3_write_gerror(uint32_t toggled, uint32_t gerror) "toggled=0x%x, new GERROR=0x%x"
|
||||||
|
smmuv3_write_gerrorn(uint32_t acked, uint32_t gerrorn) "acked=0x%x, new GERRORN=0x%x"
|
||||||
|
|
Loading…
Reference in a new issue