haraldwolff/qemu-patch-raspberry4
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

m68k: is_mem is useless

Browse source 
Remove is_mem as it is never tested anymore since:

    commit bfa50bc263
    Author: aliguori <aliguori@c046a42c-6fe2-441c-8c8c-71466251a162>
    Date:   Tue Nov 18 20:26:41 2008 +0000

        Remove premature memop TB terminations (Jan Kiszka)

Signed-off-by: Laurent Vivier <laurent@vivier.eu>
Reviewed-by: Thomas Huth <huth@tuxfamily.org>
This commit is contained in:
Laurent Vivier 2015-06-24 01:00:22 +02:00
parent 2b464e13f0
commit 805167adcb
1 changed files with 0 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
target-m68k/translate.c
View file

@ -129,7 +129,6 @@ typedef struct DisasContext {
uint32_t fpcr; uint32_t fpcr;
struct TranslationBlock *tb; struct TranslationBlock *tb;
int singlestep_enabled; int singlestep_enabled;
int is_mem;
TCGv_i64 mactmp; TCGv_i64 mactmp;
int done_mac; int done_mac;
} DisasContext; } DisasContext;
@ -179,7 +178,6 @@ static inline TCGv gen_load(DisasContext * s, int opsize, TCGv addr, int sign)
{ {
TCGv tmp; TCGv tmp;
int index = IS_USER(s); int index = IS_USER(s);
s->is_mem = 1;
tmp = tcg_temp_new_i32(); tmp = tcg_temp_new_i32();
switch(opsize) { switch(opsize) {
case OS_BYTE: case OS_BYTE:
@ -209,7 +207,6 @@ static inline TCGv_i64 gen_load64(DisasContext * s, TCGv addr)
{ {
TCGv_i64 tmp; TCGv_i64 tmp;
int index = IS_USER(s); int index = IS_USER(s);
s->is_mem = 1;
tmp = tcg_temp_new_i64(); tmp = tcg_temp_new_i64();
tcg_gen_qemu_ldf64(tmp, addr, index); tcg_gen_qemu_ldf64(tmp, addr, index);
gen_throws_exception = gen_last_qop; gen_throws_exception = gen_last_qop;
@ -220,7 +217,6 @@ static inline TCGv_i64 gen_load64(DisasContext * s, TCGv addr)
static inline void gen_store(DisasContext *s, int opsize, TCGv addr, TCGv val) static inline void gen_store(DisasContext *s, int opsize, TCGv addr, TCGv val)
{ {
int index = IS_USER(s); int index = IS_USER(s);
s->is_mem = 1;
switch(opsize) { switch(opsize) {
case OS_BYTE: case OS_BYTE:
tcg_gen_qemu_st8(val, addr, index); tcg_gen_qemu_st8(val, addr, index);
@ -241,7 +237,6 @@ static inline void gen_store(DisasContext *s, int opsize, TCGv addr, TCGv val)
static inline void gen_store64(DisasContext *s, TCGv addr, TCGv_i64 val) static inline void gen_store64(DisasContext *s, TCGv addr, TCGv_i64 val)
{ {
int index = IS_USER(s); int index = IS_USER(s);
s->is_mem = 1;
tcg_gen_qemu_stf64(val, addr, index); tcg_gen_qemu_stf64(val, addr, index);
gen_throws_exception = gen_last_qop; gen_throws_exception = gen_last_qop;
} }
@ -2227,7 +2222,6 @@ DISAS_INSN(fpu)
mask = 0x80; mask = 0x80;
for (i = 0; i < 8; i++) { for (i = 0; i < 8; i++) {
if (ext & mask) { if (ext & mask) {
s->is_mem = 1;
dest = FREG(i, 0); dest = FREG(i, 0);
if (ext & (1 << 13)) { if (ext & (1 << 13)) {
/* store */ /* store */
@ -2999,7 +2993,6 @@ gen_intermediate_code_internal(M68kCPU *cpu, TranslationBlock *tb,
dc->singlestep_enabled = cs->singlestep_enabled; dc->singlestep_enabled = cs->singlestep_enabled;
dc->fpcr = env->fpcr; dc->fpcr = env->fpcr;
dc->user = (env->sr & SR_S) == 0; dc->user = (env->sr & SR_S) == 0;
dc->is_mem = 0;
dc->done_mac = 0; dc->done_mac = 0;
lj = -1; lj = -1;
num_insns = 0; num_insns = 0;