s390x/tcg: Implement VECTOR FP CONVERT FROM LOGICAL 64-BIT
Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: David Hildenbrand <david@redhat.com>
This commit is contained in:
parent
bb03fd841c
commit
9b8d1a387d
|
@ -268,6 +268,8 @@ DEF_HELPER_5(gvec_vfche64_cc, void, ptr, cptr, cptr, env, i32)
|
||||||
DEF_HELPER_5(gvec_vfche64s_cc, void, ptr, cptr, cptr, env, i32)
|
DEF_HELPER_5(gvec_vfche64s_cc, void, ptr, cptr, cptr, env, i32)
|
||||||
DEF_HELPER_FLAGS_4(gvec_vcdg64, TCG_CALL_NO_WG, void, ptr, cptr, env, i32)
|
DEF_HELPER_FLAGS_4(gvec_vcdg64, TCG_CALL_NO_WG, void, ptr, cptr, env, i32)
|
||||||
DEF_HELPER_FLAGS_4(gvec_vcdg64s, TCG_CALL_NO_WG, void, ptr, cptr, env, i32)
|
DEF_HELPER_FLAGS_4(gvec_vcdg64s, TCG_CALL_NO_WG, void, ptr, cptr, env, i32)
|
||||||
|
DEF_HELPER_FLAGS_4(gvec_vcdlg64, TCG_CALL_NO_WG, void, ptr, cptr, env, i32)
|
||||||
|
DEF_HELPER_FLAGS_4(gvec_vcdlg64s, TCG_CALL_NO_WG, void, ptr, cptr, env, i32)
|
||||||
|
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
DEF_HELPER_3(servc, i32, env, i64, i64)
|
DEF_HELPER_3(servc, i32, env, i64, i64)
|
||||||
|
|
|
@ -1220,6 +1220,8 @@
|
||||||
F(0xe7ea, VFCHE, VRR_c, V, 0, 0, 0, 0, vfc, 0, IF_VEC)
|
F(0xe7ea, VFCHE, VRR_c, V, 0, 0, 0, 0, vfc, 0, IF_VEC)
|
||||||
/* VECTOR FP CONVERT FROM FIXED 64-BIT */
|
/* VECTOR FP CONVERT FROM FIXED 64-BIT */
|
||||||
F(0xe7c3, VCDG, VRR_a, V, 0, 0, 0, 0, vcdg, 0, IF_VEC)
|
F(0xe7c3, VCDG, VRR_a, V, 0, 0, 0, 0, vcdg, 0, IF_VEC)
|
||||||
|
/* VECTOR FP CONVERT FROM LOGICAL 64-BIT */
|
||||||
|
F(0xe7c1, VCDLG, VRR_a, V, 0, 0, 0, 0, vcdg, 0, IF_VEC)
|
||||||
|
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
/* COMPARE AND SWAP AND PURGE */
|
/* COMPARE AND SWAP AND PURGE */
|
||||||
|
|
|
@ -2657,6 +2657,9 @@ static DisasJumpType op_vcdg(DisasContext *s, DisasOps *o)
|
||||||
case 0xc3:
|
case 0xc3:
|
||||||
fn = se ? gen_helper_gvec_vcdg64s : gen_helper_gvec_vcdg64;
|
fn = se ? gen_helper_gvec_vcdg64s : gen_helper_gvec_vcdg64;
|
||||||
break;
|
break;
|
||||||
|
case 0xc1:
|
||||||
|
fn = se ? gen_helper_gvec_vcdlg64s : gen_helper_gvec_vcdlg64;
|
||||||
|
break;
|
||||||
default:
|
default:
|
||||||
g_assert_not_reached();
|
g_assert_not_reached();
|
||||||
}
|
}
|
||||||
|
|
|
@ -300,3 +300,26 @@ void HELPER(gvec_vcdg64s)(void *v1, const void *v2, CPUS390XState *env,
|
||||||
|
|
||||||
vop64_2(v1, v2, env, true, XxC, erm, vcdg64, GETPC());
|
vop64_2(v1, v2, env, true, XxC, erm, vcdg64, GETPC());
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static uint64_t vcdlg64(uint64_t a, float_status *s)
|
||||||
|
{
|
||||||
|
return uint64_to_float64(a, s);
|
||||||
|
}
|
||||||
|
|
||||||
|
void HELPER(gvec_vcdlg64)(void *v1, const void *v2, CPUS390XState *env,
|
||||||
|
uint32_t desc)
|
||||||
|
{
|
||||||
|
const uint8_t erm = extract32(simd_data(desc), 4, 4);
|
||||||
|
const bool XxC = extract32(simd_data(desc), 2, 1);
|
||||||
|
|
||||||
|
vop64_2(v1, v2, env, false, XxC, erm, vcdlg64, GETPC());
|
||||||
|
}
|
||||||
|
|
||||||
|
void HELPER(gvec_vcdlg64s)(void *v1, const void *v2, CPUS390XState *env,
|
||||||
|
uint32_t desc)
|
||||||
|
{
|
||||||
|
const uint8_t erm = extract32(simd_data(desc), 4, 4);
|
||||||
|
const bool XxC = extract32(simd_data(desc), 2, 1);
|
||||||
|
|
||||||
|
vop64_2(v1, v2, env, true, XxC, erm, vcdlg64, GETPC());
|
||||||
|
}
|
||||||
|
|
Loading…
Reference in a new issue