intel_iommu: support all masks in interrupt entry cache invalidation
Linux guests do not gracefully handle cases when the invalidation mask they wanted is not supported, probably because real hardware always allowed all. We can just say that all 16 masks are supported, because both ioapic_iec_notifier and kvm_update_msi_routes_all invalidate all caches. Signed-off-by: Radim Krčmář <rkrcmar@redhat.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
This commit is contained in:
parent
3f1fea0fb5
commit
a3f409cb4a
|
@ -2362,7 +2362,7 @@ static void vtd_init(IntelIOMMUState *s)
|
||||||
s->ecap = VTD_ECAP_QI | VTD_ECAP_IRO;
|
s->ecap = VTD_ECAP_QI | VTD_ECAP_IRO;
|
||||||
|
|
||||||
if (x86_iommu->intr_supported) {
|
if (x86_iommu->intr_supported) {
|
||||||
s->ecap |= VTD_ECAP_IR | VTD_ECAP_EIM;
|
s->ecap |= VTD_ECAP_IR | VTD_ECAP_EIM | VTD_ECAP_MHMV;
|
||||||
}
|
}
|
||||||
|
|
||||||
vtd_reset_context_cache(s);
|
vtd_reset_context_cache(s);
|
||||||
|
|
|
@ -186,6 +186,7 @@
|
||||||
/* Interrupt Remapping support */
|
/* Interrupt Remapping support */
|
||||||
#define VTD_ECAP_IR (1ULL << 3)
|
#define VTD_ECAP_IR (1ULL << 3)
|
||||||
#define VTD_ECAP_EIM (1ULL << 4)
|
#define VTD_ECAP_EIM (1ULL << 4)
|
||||||
|
#define VTD_ECAP_MHMV (15ULL << 20)
|
||||||
|
|
||||||
/* CAP_REG */
|
/* CAP_REG */
|
||||||
/* (offset >> 4) << 24 */
|
/* (offset >> 4) << 24 */
|
||||||
|
|
Loading…
Reference in a new issue