haraldwolff/qemu-patch-raspberry4
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

PPC: convert SPE effective address computation to TCG

Browse source 
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5491 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
aurel32 2008-10-15 17:00:18 +00:00
parent e2be8d8d7e
commit f0aabd1aa3
1 changed files with 9 additions and 10 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
target-ppc/translate.c
View file

@ -5316,17 +5316,16 @@ static always_inline void gen_speundef (DisasContext *ctx)
} }
/* SPE load and stores */ /* SPE load and stores */
static always_inline void gen_addr_spe_imm_index (DisasContext *ctx, int sh) static always_inline void gen_addr_spe_imm_index (TCGv EA, DisasContext *ctx, int sh)
{ {
target_long simm = rB(ctx->opcode); target_long simm = rB(ctx->opcode);
if (rA(ctx->opcode) == 0) { if (rA(ctx->opcode) == 0)
tcg_gen_movi_tl(cpu_T[0], simm << sh); tcg_gen_movi_tl(EA, simm << sh);
} else { else if (likely(simm != 0))
tcg_gen_mov_tl(cpu_T[0], cpu_gpr[rA(ctx->opcode)]); tcg_gen_addi_tl(EA, cpu_gpr[rA(ctx->opcode)], simm << sh);
if (likely(simm != 0)) else
tcg_gen_addi_tl(cpu_T[0], cpu_T[0], simm << sh); tcg_gen_mov_tl(EA, cpu_gpr[rA(ctx->opcode)]);
}
} }
#define op_spe_ldst(name) (*gen_op_##name[ctx->mem_idx])() #define op_spe_ldst(name) (*gen_op_##name[ctx->mem_idx])()
@ -5346,7 +5345,7 @@ static always_inline void gen_evl##name (DisasContext *ctx) \
GEN_EXCP_NO_AP(ctx); \ GEN_EXCP_NO_AP(ctx); \
return; \ return; \
} \ } \
gen_addr_spe_imm_index(ctx, sh); \ gen_addr_spe_imm_index(cpu_T[0], ctx, sh); \
op_spe_ldst(spe_l##name); \ op_spe_ldst(spe_l##name); \
gen_store_gpr64(rD(ctx->opcode), cpu_T64[1]); \ gen_store_gpr64(rD(ctx->opcode), cpu_T64[1]); \
} }
@ -5375,7 +5374,7 @@ static always_inline void gen_evst##name (DisasContext *ctx) \
GEN_EXCP_NO_AP(ctx); \ GEN_EXCP_NO_AP(ctx); \
return; \ return; \
} \ } \
gen_addr_spe_imm_index(ctx, sh); \ gen_addr_spe_imm_index(cpu_T[0], ctx, sh); \
gen_load_gpr64(cpu_T64[1], rS(ctx->opcode)); \ gen_load_gpr64(cpu_T64[1], rS(ctx->opcode)); \
op_spe_ldst(spe_st##name); \ op_spe_ldst(spe_st##name); \
} }