haraldwolff/qemu-patch-raspberry4
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

target-alpha: misc fixes

Browse source 
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5355 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
aurel32 2008-09-29 17:21:37 +00:00
parent f18cd2238d
commit fe2b269a4f
3 changed files with 41 additions and 63 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
target-alpha/op.c
View file

@ -25,15 +25,6 @@
#include "host-utils.h" #include "host-utils.h"
#include "op_helper.h" #include "op_helper.h"
/* Debug stuff */
void OPPROTO op_no_op (void)
{
#if !defined (DEBUG_OP)
__asm__ __volatile__("nop" : : : "memory");
#endif
RETURN();
}
/* Load and stores */ /* Load and stores */
#define MEMSUFFIX _raw #define MEMSUFFIX _raw
#include "op_mem.h" #include "op_mem.h"

1
target-alpha/op_helper.h
View file

@ -43,5 +43,4 @@ void helper_mfpr (int iprn);
void helper_mtpr (int iprn); void helper_mtpr (int iprn);
void helper_ld_phys_to_virt (void); void helper_ld_phys_to_virt (void);
void helper_st_phys_to_virt (void); void helper_st_phys_to_virt (void);
void helper_tb_flush (void);

94
target-alpha/translate.c
View file

@ -31,7 +31,6 @@
#include "qemu-common.h" #include "qemu-common.h"
#define DO_SINGLE_STEP #define DO_SINGLE_STEP
#define GENERATE_NOP
#define ALPHA_DEBUG_DISAS #define ALPHA_DEBUG_DISAS
#define DO_TB_FLUSH #define DO_TB_FLUSH
@ -104,13 +103,6 @@ static void alpha_translate_init(void)
done_init = 1; done_init = 1;
} }
static always_inline void gen_op_nop (void)
{
#if defined(GENERATE_NOP)
gen_op_no_op();
#endif
}
/* Memory moves */ /* Memory moves */
#if defined(CONFIG_USER_ONLY) #if defined(CONFIG_USER_ONLY)
#define OP_LD_TABLE(width) \ #define OP_LD_TABLE(width) \
@ -184,10 +176,7 @@ static always_inline void gen_load_mem_dyngen (DisasContext *ctx,
int ra, int rb, int32_t disp16, int ra, int rb, int32_t disp16,
int clear) int clear)
{ {
if (ra == 31 && disp16 == 0) { if (ra != 31 || disp16 != 0) {
/* UNOP */
gen_op_nop();
} else {
if (rb != 31) if (rb != 31)
tcg_gen_addi_i64(cpu_T[0], cpu_ir[rb], disp16); tcg_gen_addi_i64(cpu_T[0], cpu_ir[rb], disp16);
else else
@ -374,8 +363,7 @@ static always_inline void gen_fbcond (DisasContext *ctx,
gen_set_label(l2); gen_set_label(l2);
} }
static always_inline void gen_cmov (DisasContext *ctx, static always_inline void gen_cmov (TCGCond inv_cond,
TCGCond inv_cond,
int ra, int rb, int rc, int ra, int rb, int rc,
int islit, uint8_t lit, int mask) int islit, uint8_t lit, int mask)
{ {
@ -487,7 +475,7 @@ static always_inline void gen_ext_h(void (*tcg_gen_ext_i64)(TCGv t0, TCGv t1),
tcg_gen_shli_i64(cpu_ir[rc], cpu_ir[ra], 64 - ((lit & 7) * 8)); tcg_gen_shli_i64(cpu_ir[rc], cpu_ir[ra], 64 - ((lit & 7) * 8));
else else
tcg_gen_mov_i64(cpu_ir[rc], cpu_ir[ra]); tcg_gen_mov_i64(cpu_ir[rc], cpu_ir[ra]);
} else { } else {
TCGv tmp1, tmp2; TCGv tmp1, tmp2;
tmp1 = tcg_temp_new(TCG_TYPE_I64); tmp1 = tcg_temp_new(TCG_TYPE_I64);
tcg_gen_andi_i64(tmp1, cpu_ir[rb], 7); tcg_gen_andi_i64(tmp1, cpu_ir[rb], 7);
@ -521,7 +509,7 @@ static always_inline void gen_ext_l(void (*tcg_gen_ext_i64)(TCGv t0, TCGv t1),
tcg_gen_shli_i64(tmp, tmp, 3); tcg_gen_shli_i64(tmp, tmp, 3);
tcg_gen_shr_i64(cpu_ir[rc], cpu_ir[ra], tmp); tcg_gen_shr_i64(cpu_ir[rc], cpu_ir[ra], tmp);
tcg_temp_free(tmp); tcg_temp_free(tmp);
} }
if (tcg_gen_ext_i64) if (tcg_gen_ext_i64)
tcg_gen_ext_i64(cpu_ir[rc], cpu_ir[rc]); tcg_gen_ext_i64(cpu_ir[rc], cpu_ir[rc]);
} else } else
@ -529,9 +517,9 @@ static always_inline void gen_ext_l(void (*tcg_gen_ext_i64)(TCGv t0, TCGv t1),
} }
/* Code to call arith3 helpers */ /* Code to call arith3 helpers */
static always_inline void gen_arith3_helper(void *helper, static always_inline void gen_arith3 (void *helper,
int ra, int rb, int rc, int ra, int rb, int rc,
int islit, uint8_t lit) int islit, uint8_t lit)
{ {
if (unlikely(rc == 31)) if (unlikely(rc == 31))
return; return;
@ -792,7 +780,7 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x0F: case 0x0F:
/* CMPBGE */ /* CMPBGE */
gen_arith3_helper(helper_cmpbge, ra, rb, rc, islit, lit); gen_arith3(helper_cmpbge, ra, rb, rc, islit, lit);
break; break;
case 0x12: case 0x12:
/* S8ADDL */ /* S8ADDL */
@ -958,11 +946,11 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x40: case 0x40:
/* ADDL/V */ /* ADDL/V */
gen_arith3_helper(helper_addlv, ra, rb, rc, islit, lit); gen_arith3(helper_addlv, ra, rb, rc, islit, lit);
break; break;
case 0x49: case 0x49:
/* SUBL/V */ /* SUBL/V */
gen_arith3_helper(helper_sublv, ra, rb, rc, islit, lit); gen_arith3(helper_sublv, ra, rb, rc, islit, lit);
break; break;
case 0x4D: case 0x4D:
/* CMPLT */ /* CMPLT */
@ -970,11 +958,11 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x60: case 0x60:
/* ADDQ/V */ /* ADDQ/V */
gen_arith3_helper(helper_addqv, ra, rb, rc, islit, lit); gen_arith3(helper_addqv, ra, rb, rc, islit, lit);
break; break;
case 0x69: case 0x69:
/* SUBQ/V */ /* SUBQ/V */
gen_arith3_helper(helper_subqv, ra, rb, rc, islit, lit); gen_arith3(helper_subqv, ra, rb, rc, islit, lit);
break; break;
case 0x6D: case 0x6D:
/* CMPLE */ /* CMPLE */
@ -1015,11 +1003,11 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x14: case 0x14:
/* CMOVLBS */ /* CMOVLBS */
gen_cmov(ctx, TCG_COND_EQ, ra, rb, rc, islit, lit, 1); gen_cmov(TCG_COND_EQ, ra, rb, rc, islit, lit, 1);
break; break;
case 0x16: case 0x16:
/* CMOVLBC */ /* CMOVLBC */
gen_cmov(ctx, TCG_COND_NE, ra, rb, rc, islit, lit, 1); gen_cmov(TCG_COND_NE, ra, rb, rc, islit, lit, 1);
break; break;
case 0x20: case 0x20:
/* BIS */ /* BIS */
@ -1027,7 +1015,7 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
if (ra != 31) { if (ra != 31) {
if (islit) if (islit)
tcg_gen_ori_i64(cpu_ir[rc], cpu_ir[ra], lit); tcg_gen_ori_i64(cpu_ir[rc], cpu_ir[ra], lit);
else else
tcg_gen_or_i64(cpu_ir[rc], cpu_ir[ra], cpu_ir[rb]); tcg_gen_or_i64(cpu_ir[rc], cpu_ir[ra], cpu_ir[rb]);
} else { } else {
if (islit) if (islit)
@ -1039,11 +1027,11 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x24: case 0x24:
/* CMOVEQ */ /* CMOVEQ */
gen_cmov(ctx, TCG_COND_NE, ra, rb, rc, islit, lit, 0); gen_cmov(TCG_COND_NE, ra, rb, rc, islit, lit, 0);
break; break;
case 0x26: case 0x26:
/* CMOVNE */ /* CMOVNE */
gen_cmov(ctx, TCG_COND_EQ, ra, rb, rc, islit, lit, 0); gen_cmov(TCG_COND_EQ, ra, rb, rc, islit, lit, 0);
break; break;
case 0x28: case 0x28:
/* ORNOT */ /* ORNOT */
@ -1083,11 +1071,11 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x44: case 0x44:
/* CMOVLT */ /* CMOVLT */
gen_cmov(ctx, TCG_COND_GE, ra, rb, rc, islit, lit, 0); gen_cmov(TCG_COND_GE, ra, rb, rc, islit, lit, 0);
break; break;
case 0x46: case 0x46:
/* CMOVGE */ /* CMOVGE */
gen_cmov(ctx, TCG_COND_LT, ra, rb, rc, islit, lit, 0); gen_cmov(TCG_COND_LT, ra, rb, rc, islit, lit, 0);
break; break;
case 0x48: case 0x48:
/* EQV */ /* EQV */
@ -1120,11 +1108,11 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x64: case 0x64:
/* CMOVLE */ /* CMOVLE */
gen_cmov(ctx, TCG_COND_GT, ra, rb, rc, islit, lit, 0); gen_cmov(TCG_COND_GT, ra, rb, rc, islit, lit, 0);
break; break;
case 0x66: case 0x66:
/* CMOVGT */ /* CMOVGT */
gen_cmov(ctx, TCG_COND_LE, ra, rb, rc, islit, lit, 0); gen_cmov(TCG_COND_LE, ra, rb, rc, islit, lit, 0);
break; break;
case 0x6C: case 0x6C:
/* IMPLVER */ /* IMPLVER */
@ -1139,7 +1127,7 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
switch (fn7) { switch (fn7) {
case 0x02: case 0x02:
/* MSKBL */ /* MSKBL */
gen_arith3_helper(helper_mskbl, ra, rb, rc, islit, lit); gen_arith3(helper_mskbl, ra, rb, rc, islit, lit);
break; break;
case 0x06: case 0x06:
/* EXTBL */ /* EXTBL */
@ -1147,11 +1135,11 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x0B: case 0x0B:
/* INSBL */ /* INSBL */
gen_arith3_helper(helper_insbl, ra, rb, rc, islit, lit); gen_arith3(helper_insbl, ra, rb, rc, islit, lit);
break; break;
case 0x12: case 0x12:
/* MSKWL */ /* MSKWL */
gen_arith3_helper(helper_mskwl, ra, rb, rc, islit, lit); gen_arith3(helper_mskwl, ra, rb, rc, islit, lit);
break; break;
case 0x16: case 0x16:
/* EXTWL */ /* EXTWL */
@ -1159,11 +1147,11 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x1B: case 0x1B:
/* INSWL */ /* INSWL */
gen_arith3_helper(helper_inswl, ra, rb, rc, islit, lit); gen_arith3(helper_inswl, ra, rb, rc, islit, lit);
break; break;
case 0x22: case 0x22:
/* MSKLL */ /* MSKLL */
gen_arith3_helper(helper_mskll, ra, rb, rc, islit, lit); gen_arith3(helper_mskll, ra, rb, rc, islit, lit);
break; break;
case 0x26: case 0x26:
/* EXTLL */ /* EXTLL */
@ -1171,19 +1159,19 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x2B: case 0x2B:
/* INSLL */ /* INSLL */
gen_arith3_helper(helper_insll, ra, rb, rc, islit, lit); gen_arith3(helper_insll, ra, rb, rc, islit, lit);
break; break;
case 0x30: case 0x30:
/* ZAP */ /* ZAP */
gen_arith3_helper(helper_zap, ra, rb, rc, islit, lit); gen_arith3(helper_zap, ra, rb, rc, islit, lit);
break; break;
case 0x31: case 0x31:
/* ZAPNOT */ /* ZAPNOT */
gen_arith3_helper(helper_zapnot, ra, rb, rc, islit, lit); gen_arith3(helper_zapnot, ra, rb, rc, islit, lit);
break; break;
case 0x32: case 0x32:
/* MSKQL */ /* MSKQL */
gen_arith3_helper(helper_mskql, ra, rb, rc, islit, lit); gen_arith3(helper_mskql, ra, rb, rc, islit, lit);
break; break;
case 0x34: case 0x34:
/* SRL */ /* SRL */
@ -1223,7 +1211,7 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x3B: case 0x3B:
/* INSQL */ /* INSQL */
gen_arith3_helper(helper_insql, ra, rb, rc, islit, lit); gen_arith3(helper_insql, ra, rb, rc, islit, lit);
break; break;
case 0x3C: case 0x3C:
/* SRA */ /* SRA */
@ -1243,11 +1231,11 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x52: case 0x52:
/* MSKWH */ /* MSKWH */
gen_arith3_helper(helper_mskwh, ra, rb, rc, islit, lit); gen_arith3(helper_mskwh, ra, rb, rc, islit, lit);
break; break;
case 0x57: case 0x57:
/* INSWH */ /* INSWH */
gen_arith3_helper(helper_inswh, ra, rb, rc, islit, lit); gen_arith3(helper_inswh, ra, rb, rc, islit, lit);
break; break;
case 0x5A: case 0x5A:
/* EXTWH */ /* EXTWH */
@ -1255,11 +1243,11 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x62: case 0x62:
/* MSKLH */ /* MSKLH */
gen_arith3_helper(helper_msklh, ra, rb, rc, islit, lit); gen_arith3(helper_msklh, ra, rb, rc, islit, lit);
break; break;
case 0x67: case 0x67:
/* INSLH */ /* INSLH */
gen_arith3_helper(helper_inslh, ra, rb, rc, islit, lit); gen_arith3(helper_inslh, ra, rb, rc, islit, lit);
break; break;
case 0x6A: case 0x6A:
/* EXTLH */ /* EXTLH */
@ -1267,11 +1255,11 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x72: case 0x72:
/* MSKQH */ /* MSKQH */
gen_arith3_helper(helper_mskqh, ra, rb, rc, islit, lit); gen_arith3(helper_mskqh, ra, rb, rc, islit, lit);
break; break;
case 0x77: case 0x77:
/* INSQH */ /* INSQH */
gen_arith3_helper(helper_insqh, ra, rb, rc, islit, lit); gen_arith3(helper_insqh, ra, rb, rc, islit, lit);
break; break;
case 0x7A: case 0x7A:
/* EXTQH */ /* EXTQH */
@ -1310,15 +1298,15 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
break; break;
case 0x30: case 0x30:
/* UMULH */ /* UMULH */
gen_arith3_helper(helper_umulh, ra, rb, rc, islit, lit); gen_arith3(helper_umulh, ra, rb, rc, islit, lit);
break; break;
case 0x40: case 0x40:
/* MULL/V */ /* MULL/V */
gen_arith3_helper(helper_mullv, ra, rb, rc, islit, lit); gen_arith3(helper_mullv, ra, rb, rc, islit, lit);
break; break;
case 0x60: case 0x60:
/* MULQ/V */ /* MULQ/V */
gen_arith3_helper(helper_mulqv, ra, rb, rc, islit, lit); gen_arith3(helper_mulqv, ra, rb, rc, islit, lit);
break; break;
default: default:
goto invalid_opc; goto invalid_opc;
@ -2397,7 +2385,7 @@ static always_inline void gen_intermediate_code_internal (CPUState *env,
} }
if (loglevel & CPU_LOG_TB_IN_ASM) { if (loglevel & CPU_LOG_TB_IN_ASM) {
fprintf(logfile, "IN: %s\n", lookup_symbol(pc_start)); fprintf(logfile, "IN: %s\n", lookup_symbol(pc_start));
target_disas(logfile, pc_start, ctx.pc - pc_start, 1); target_disas(logfile, pc_start, ctx.pc - pc_start, 1);
fprintf(logfile, "\n"); fprintf(logfile, "\n");
} }
#endif #endif