145b299139
This adds the QSPI0 controller to the SoC, and connects an ISSI 25WP256 flash to it. The generation of corresponding device tree source fragment is also added. Since the direct memory-mapped mode is not supported by the SiFive SPI model, the <reg> property does not populate the second group which represents the memory mapped address of the SPI flash. With this commit, upstream U-Boot for the SiFive HiFive Unleashed board can boot on QEMU 'sifive_u' out of the box. This allows users to develop and test the recommended RISC-V boot flow with a real world use case: ZSBL (in QEMU) loads U-Boot SPL from SPI flash to L2LIM, then U-Boot SPL loads the payload from SPI flash that is combined with OpenSBI fw_dynamic firmware and U-Boot proper. Specify machine property `msel` to 6 to allow booting from the SPI flash. U-Boot spl is directly loaded via `-bios`, and subsequent payload is stored in the SPI flash image. Example command line: $ qemu-system-riscv64 -nographic -M sifive_u,msel=6 -smp 5 -m 8G \ -bios u-boot-spl.bin -drive file=spi-nor.img,if=mtd Signed-off-by: Bin Meng <bin.meng@windriver.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-id: 20210126060007.12904-5-bmeng.cn@gmail.com Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
68 lines
1.2 KiB
Plaintext
68 lines
1.2 KiB
Plaintext
config IBEX
|
|
bool
|
|
|
|
config MICROCHIP_PFSOC
|
|
bool
|
|
select CADENCE_SDHCI
|
|
select MCHP_PFSOC_DMC
|
|
select MCHP_PFSOC_IOSCB
|
|
select MCHP_PFSOC_MMUART
|
|
select MCHP_PFSOC_SYSREG
|
|
select MSI_NONBROKEN
|
|
select SIFIVE_CLINT
|
|
select SIFIVE_PDMA
|
|
select SIFIVE_PLIC
|
|
select UNIMP
|
|
|
|
config OPENTITAN
|
|
bool
|
|
select IBEX
|
|
select UNIMP
|
|
|
|
config RISCV_VIRT
|
|
bool
|
|
imply PCI_DEVICES
|
|
imply TEST_DEVICES
|
|
select GOLDFISH_RTC
|
|
select MSI_NONBROKEN
|
|
select PCI
|
|
select PCI_EXPRESS_GENERIC_BRIDGE
|
|
select PFLASH_CFI01
|
|
select SERIAL
|
|
select SIFIVE_CLINT
|
|
select SIFIVE_PLIC
|
|
select SIFIVE_TEST
|
|
select VIRTIO_MMIO
|
|
|
|
config SIFIVE_E
|
|
bool
|
|
select MSI_NONBROKEN
|
|
select SIFIVE_CLINT
|
|
select SIFIVE_GPIO
|
|
select SIFIVE_PLIC
|
|
select SIFIVE_UART
|
|
select SIFIVE_E_PRCI
|
|
select UNIMP
|
|
|
|
config SIFIVE_U
|
|
bool
|
|
select CADENCE
|
|
select MSI_NONBROKEN
|
|
select SIFIVE_CLINT
|
|
select SIFIVE_GPIO
|
|
select SIFIVE_PDMA
|
|
select SIFIVE_PLIC
|
|
select SIFIVE_SPI
|
|
select SIFIVE_UART
|
|
select SIFIVE_U_OTP
|
|
select SIFIVE_U_PRCI
|
|
select SSI_M25P80
|
|
select UNIMP
|
|
|
|
config SPIKE
|
|
bool
|
|
select HTIF
|
|
select MSI_NONBROKEN
|
|
select SIFIVE_CLINT
|
|
select SIFIVE_PLIC
|