Update old infocenter.arm.com URLs to the equivalent developer.arm.com ones (the old URLs should redirect, but we might as well avoid the redirection notice, and the new URLs are pleasantly shorter). This commit covers the links to the MPS2 board TRM, the various Application Notes, the IoTKit and SSE-200 documents. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210215115138.20465-25-peter.maydell@linaro.org
43 lines
1,010 B
C
43 lines
1,010 B
C
/*
|
|
* ARM SSE-200 CPU_IDENTITY register block
|
|
*
|
|
* Copyright (c) 2019 Linaro Limited
|
|
* Written by Peter Maydell
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
/*
|
|
* This is a model of the "CPU_IDENTITY" register block which is part of the
|
|
* Arm SSE-200 and documented in
|
|
* https://developer.arm.com/documentation/101104/latest/
|
|
*
|
|
* QEMU interface:
|
|
* + QOM property "CPUID": the value to use for the CPUID register
|
|
* + sysbus MMIO region 0: the system information register bank
|
|
*/
|
|
|
|
#ifndef HW_MISC_ARMSSE_CPUID_H
|
|
#define HW_MISC_ARMSSE_CPUID_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_ARMSSE_CPUID "armsse-cpuid"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(ARMSSECPUID, ARMSSE_CPUID)
|
|
|
|
struct ARMSSECPUID {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
MemoryRegion iomem;
|
|
|
|
/* Properties */
|
|
uint32_t cpuid;
|
|
};
|
|
|
|
#endif
|