43e3346e43
While the ASPEED AST2400 SoC[1] has a broad range of capabilities this implementation is minimal, comprising an ARM926 processor, ASPEED VIC and timer devices, and a 8250 UART. [1] http://www.aspeedtech.com/products.php?fPath=20&rId=376 Signed-off-by: Andrew Jeffery <andrew@aj.id.au> Message-id: 1458096317-25223-4-git-send-email-andrew@aj.id.au Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
36 lines
725 B
C
36 lines
725 B
C
/*
|
|
* ASPEED AST2400 SoC
|
|
*
|
|
* Andrew Jeffery <andrew@aj.id.au>
|
|
*
|
|
* Copyright 2016 IBM Corp.
|
|
*
|
|
* This code is licensed under the GPL version 2 or later. See
|
|
* the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef AST2400_H
|
|
#define AST2400_H
|
|
|
|
#include "hw/arm/arm.h"
|
|
#include "hw/intc/aspeed_vic.h"
|
|
#include "hw/timer/aspeed_timer.h"
|
|
|
|
typedef struct AST2400State {
|
|
/*< private >*/
|
|
DeviceState parent;
|
|
|
|
/*< public >*/
|
|
ARMCPU *cpu;
|
|
MemoryRegion iomem;
|
|
AspeedVICState vic;
|
|
AspeedTimerCtrlState timerctrl;
|
|
} AST2400State;
|
|
|
|
#define TYPE_AST2400 "ast2400"
|
|
#define AST2400(obj) OBJECT_CHECK(AST2400State, (obj), TYPE_AST2400)
|
|
|
|
#define AST2400_SDRAM_BASE 0x40000000
|
|
|
|
#endif /* AST2400_H */
|