e8bd336dd1
The Global Interrupt Controller (GIC) is responsible for mapping each internal and external interrupt to the correct location for servicing. The internal representation of registers is different from the specification in order to consolidate information for each GIC Interrupt Sources and Virtual Processors with same functionalities. For example SH_MAP00_VP00 registers are defined like each bit represents a VP but in this implementation the equivalent map_vp contains VP number in integer form for ease accesses. When it is being accessed via read write functions an internal data is converted back into the original format as the specification. Limitations: Level triggering only GIC CounterHi not implemented (Countbits = 32bits) DINT not implemented Local WatchDog, Fast Debug Channel, Perf Counter not implemented Signed-off-by: Yongbok Kim <yongbok.kim@imgtec.com> Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
41 lines
1.7 KiB
Makefile
41 lines
1.7 KiB
Makefile
common-obj-$(CONFIG_HEATHROW_PIC) += heathrow_pic.o
|
|
common-obj-$(CONFIG_I8259) += i8259_common.o i8259.o
|
|
common-obj-$(CONFIG_PL190) += pl190.o
|
|
common-obj-$(CONFIG_PUV3) += puv3_intc.o
|
|
common-obj-$(CONFIG_XILINX) += xilinx_intc.o
|
|
common-obj-$(CONFIG_ETRAXFS) += etraxfs_pic.o
|
|
common-obj-$(CONFIG_IMX) += imx_avic.o
|
|
common-obj-$(CONFIG_LM32) += lm32_pic.o
|
|
common-obj-$(CONFIG_REALVIEW) += realview_gic.o
|
|
common-obj-$(CONFIG_SLAVIO) += slavio_intctl.o
|
|
common-obj-$(CONFIG_IOAPIC) += ioapic_common.o
|
|
common-obj-$(CONFIG_ARM_GIC) += arm_gic_common.o
|
|
common-obj-$(CONFIG_ARM_GIC) += arm_gic.o
|
|
common-obj-$(CONFIG_ARM_GIC) += arm_gicv2m.o
|
|
common-obj-$(CONFIG_ARM_GIC) += arm_gicv3_common.o
|
|
common-obj-$(CONFIG_ARM_GIC) += arm_gicv3.o
|
|
common-obj-$(CONFIG_ARM_GIC) += arm_gicv3_dist.o
|
|
common-obj-$(CONFIG_ARM_GIC) += arm_gicv3_redist.o
|
|
common-obj-$(CONFIG_OPENPIC) += openpic.o
|
|
|
|
obj-$(CONFIG_APIC) += apic.o apic_common.o
|
|
obj-$(CONFIG_ARM_GIC_KVM) += arm_gic_kvm.o
|
|
obj-$(call land,$(CONFIG_ARM_GIC_KVM),$(TARGET_AARCH64)) += arm_gicv3_kvm.o
|
|
obj-$(CONFIG_STELLARIS) += armv7m_nvic.o
|
|
obj-$(CONFIG_EXYNOS4) += exynos4210_gic.o exynos4210_combiner.o
|
|
obj-$(CONFIG_GRLIB) += grlib_irqmp.o
|
|
obj-$(CONFIG_IOAPIC) += ioapic.o
|
|
obj-$(CONFIG_OMAP) += omap_intc.o
|
|
obj-$(CONFIG_OPENPIC_KVM) += openpic_kvm.o
|
|
obj-$(CONFIG_RASPI) += bcm2835_ic.o bcm2836_control.o
|
|
obj-$(CONFIG_SH4) += sh_intc.o
|
|
obj-$(CONFIG_XICS) += xics.o
|
|
obj-$(CONFIG_XICS_SPAPR) += xics_spapr.o
|
|
obj-$(CONFIG_XICS_KVM) += xics_kvm.o
|
|
obj-$(CONFIG_ALLWINNER_A10_PIC) += allwinner-a10-pic.o
|
|
obj-$(CONFIG_S390_FLIC) += s390_flic.o
|
|
obj-$(CONFIG_S390_FLIC_KVM) += s390_flic_kvm.o
|
|
obj-$(CONFIG_ASPEED_SOC) += aspeed_vic.o
|
|
obj-$(CONFIG_ARM_GIC) += arm_gicv3_cpuif.o
|
|
obj-$(CONFIG_MIPS_CPS) += mips_gic.o
|