Signed-off-by: Sven Schnelle <svens@stackframe.org> Message-Id: <20191220211512.3289-5-svens@stackframe.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
292 lines
7.5 KiB
C
292 lines
7.5 KiB
C
/*
|
|
* QEMU HP Lasi PS/2 interface emulation
|
|
*
|
|
* Copyright (c) 2019 Sven Schnelle
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
#include "qemu/osdep.h"
|
|
#include "qemu/log.h"
|
|
#include "hw/qdev-properties.h"
|
|
#include "hw/hw.h"
|
|
#include "hw/input/ps2.h"
|
|
#include "hw/input/lasips2.h"
|
|
#include "hw/sysbus.h"
|
|
#include "exec/hwaddr.h"
|
|
#include "sysemu/sysemu.h"
|
|
#include "trace.h"
|
|
#include "exec/address-spaces.h"
|
|
#include "migration/vmstate.h"
|
|
#include "hw/irq.h"
|
|
|
|
|
|
struct LASIPS2State;
|
|
typedef struct LASIPS2Port {
|
|
struct LASIPS2State *parent;
|
|
MemoryRegion reg;
|
|
void *dev;
|
|
uint8_t id;
|
|
uint8_t control;
|
|
uint8_t buf;
|
|
bool loopback_rbne;
|
|
bool irq;
|
|
} LASIPS2Port;
|
|
|
|
typedef struct LASIPS2State {
|
|
LASIPS2Port kbd;
|
|
LASIPS2Port mouse;
|
|
qemu_irq irq;
|
|
} LASIPS2State;
|
|
|
|
static const VMStateDescription vmstate_lasips2 = {
|
|
.name = "lasips2",
|
|
.version_id = 0,
|
|
.minimum_version_id = 0,
|
|
.fields = (VMStateField[]) {
|
|
VMSTATE_UINT8(kbd.control, LASIPS2State),
|
|
VMSTATE_UINT8(kbd.id, LASIPS2State),
|
|
VMSTATE_BOOL(kbd.irq, LASIPS2State),
|
|
VMSTATE_UINT8(mouse.control, LASIPS2State),
|
|
VMSTATE_UINT8(mouse.id, LASIPS2State),
|
|
VMSTATE_BOOL(mouse.irq, LASIPS2State),
|
|
VMSTATE_END_OF_LIST()
|
|
}
|
|
};
|
|
|
|
typedef enum {
|
|
REG_PS2_ID = 0,
|
|
REG_PS2_RCVDATA = 4,
|
|
REG_PS2_CONTROL = 8,
|
|
REG_PS2_STATUS = 12,
|
|
} lasips2_read_reg_t;
|
|
|
|
typedef enum {
|
|
REG_PS2_RESET = 0,
|
|
REG_PS2_XMTDATA = 4,
|
|
} lasips2_write_reg_t;
|
|
|
|
typedef enum {
|
|
LASIPS2_CONTROL_ENABLE = 0x01,
|
|
LASIPS2_CONTROL_LOOPBACK = 0x02,
|
|
LASIPS2_CONTROL_DIAG = 0x20,
|
|
LASIPS2_CONTROL_DATDIR = 0x40,
|
|
LASIPS2_CONTROL_CLKDIR = 0x80,
|
|
} lasips2_control_reg_t;
|
|
|
|
typedef enum {
|
|
LASIPS2_STATUS_RBNE = 0x01,
|
|
LASIPS2_STATUS_TBNE = 0x02,
|
|
LASIPS2_STATUS_TERR = 0x04,
|
|
LASIPS2_STATUS_PERR = 0x08,
|
|
LASIPS2_STATUS_CMPINTR = 0x10,
|
|
LASIPS2_STATUS_DATSHD = 0x40,
|
|
LASIPS2_STATUS_CLKSHD = 0x80,
|
|
} lasips2_status_reg_t;
|
|
|
|
static const char *artist_read_reg_name(uint64_t addr)
|
|
{
|
|
switch (addr & 0xc) {
|
|
case REG_PS2_ID:
|
|
return " PS2_ID";
|
|
|
|
case REG_PS2_RCVDATA:
|
|
return " PS2_RCVDATA";
|
|
|
|
case REG_PS2_CONTROL:
|
|
return " PS2_CONTROL";
|
|
|
|
case REG_PS2_STATUS:
|
|
return " PS2_STATUS";
|
|
|
|
default:
|
|
return "";
|
|
}
|
|
}
|
|
|
|
static const char *artist_write_reg_name(uint64_t addr)
|
|
{
|
|
switch (addr & 0x0c) {
|
|
case REG_PS2_RESET:
|
|
return " PS2_RESET";
|
|
|
|
case REG_PS2_XMTDATA:
|
|
return " PS2_XMTDATA";
|
|
|
|
case REG_PS2_CONTROL:
|
|
return " PS2_CONTROL";
|
|
|
|
default:
|
|
return "";
|
|
}
|
|
}
|
|
|
|
static void lasips2_update_irq(LASIPS2State *s)
|
|
{
|
|
trace_lasips2_intr(s->kbd.irq | s->mouse.irq);
|
|
qemu_set_irq(s->irq, s->kbd.irq | s->mouse.irq);
|
|
}
|
|
|
|
static void lasips2_reg_write(void *opaque, hwaddr addr, uint64_t val,
|
|
unsigned size)
|
|
{
|
|
LASIPS2Port *port = opaque;
|
|
|
|
trace_lasips2_reg_write(size, port->id, addr,
|
|
artist_write_reg_name(addr), val);
|
|
|
|
switch (addr & 0xc) {
|
|
case REG_PS2_CONTROL:
|
|
port->control = val;
|
|
break;
|
|
|
|
case REG_PS2_XMTDATA:
|
|
if (port->control & LASIPS2_CONTROL_LOOPBACK) {
|
|
port->buf = val;
|
|
port->irq = true;
|
|
port->loopback_rbne = true;
|
|
lasips2_update_irq(port->parent);
|
|
break;
|
|
}
|
|
|
|
if (port->id) {
|
|
ps2_write_mouse(port->dev, val);
|
|
} else {
|
|
ps2_write_keyboard(port->dev, val);
|
|
}
|
|
break;
|
|
|
|
case REG_PS2_RESET:
|
|
break;
|
|
|
|
default:
|
|
qemu_log_mask(LOG_UNIMP, "%s: unknown register 0x%02" HWADDR_PRIx "\n",
|
|
__func__, addr);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static uint64_t lasips2_reg_read(void *opaque, hwaddr addr, unsigned size)
|
|
{
|
|
LASIPS2Port *port = opaque;
|
|
uint64_t ret = 0;
|
|
|
|
switch (addr & 0xc) {
|
|
case REG_PS2_ID:
|
|
ret = port->id;
|
|
break;
|
|
|
|
case REG_PS2_RCVDATA:
|
|
if (port->control & LASIPS2_CONTROL_LOOPBACK) {
|
|
port->irq = false;
|
|
port->loopback_rbne = false;
|
|
lasips2_update_irq(port->parent);
|
|
ret = port->buf;
|
|
break;
|
|
}
|
|
|
|
ret = ps2_read_data(port->dev);
|
|
break;
|
|
|
|
case REG_PS2_CONTROL:
|
|
ret = port->control;
|
|
break;
|
|
|
|
case REG_PS2_STATUS:
|
|
|
|
ret = LASIPS2_STATUS_DATSHD | LASIPS2_STATUS_CLKSHD;
|
|
|
|
if (port->control & LASIPS2_CONTROL_DIAG) {
|
|
if (!(port->control & LASIPS2_CONTROL_DATDIR)) {
|
|
ret &= ~LASIPS2_STATUS_DATSHD;
|
|
}
|
|
|
|
if (!(port->control & LASIPS2_CONTROL_CLKDIR)) {
|
|
ret &= ~LASIPS2_STATUS_CLKSHD;
|
|
}
|
|
}
|
|
|
|
if (port->control & LASIPS2_CONTROL_LOOPBACK) {
|
|
if (port->loopback_rbne) {
|
|
ret |= LASIPS2_STATUS_RBNE;
|
|
}
|
|
} else {
|
|
if (!ps2_queue_empty(port->dev)) {
|
|
ret |= LASIPS2_STATUS_RBNE;
|
|
}
|
|
}
|
|
|
|
if (port->parent->kbd.irq || port->parent->mouse.irq) {
|
|
ret |= LASIPS2_STATUS_CMPINTR;
|
|
}
|
|
break;
|
|
|
|
default:
|
|
qemu_log_mask(LOG_UNIMP, "%s: unknown register 0x%02" HWADDR_PRIx "\n",
|
|
__func__, addr);
|
|
break;
|
|
}
|
|
trace_lasips2_reg_read(size, port->id, addr,
|
|
artist_read_reg_name(addr), ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const MemoryRegionOps lasips2_reg_ops = {
|
|
.read = lasips2_reg_read,
|
|
.write = lasips2_reg_write,
|
|
.impl = {
|
|
.min_access_size = 1,
|
|
.max_access_size = 4,
|
|
},
|
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
|
};
|
|
|
|
static void ps2dev_update_irq(void *opaque, int level)
|
|
{
|
|
LASIPS2Port *port = opaque;
|
|
port->irq = level;
|
|
lasips2_update_irq(port->parent);
|
|
}
|
|
|
|
void lasips2_init(MemoryRegion *address_space,
|
|
hwaddr base, qemu_irq irq)
|
|
{
|
|
LASIPS2State *s;
|
|
|
|
s = g_malloc0(sizeof(LASIPS2State));
|
|
|
|
s->irq = irq;
|
|
s->mouse.id = 1;
|
|
s->kbd.parent = s;
|
|
s->mouse.parent = s;
|
|
|
|
vmstate_register(NULL, base, &vmstate_lasips2, s);
|
|
|
|
s->kbd.dev = ps2_kbd_init(ps2dev_update_irq, &s->kbd);
|
|
s->mouse.dev = ps2_mouse_init(ps2dev_update_irq, &s->mouse);
|
|
|
|
memory_region_init_io(&s->kbd.reg, NULL, &lasips2_reg_ops, &s->kbd,
|
|
"lasips2-kbd", 0x100);
|
|
memory_region_add_subregion(address_space, base, &s->kbd.reg);
|
|
|
|
memory_region_init_io(&s->mouse.reg, NULL, &lasips2_reg_ops, &s->mouse,
|
|
"lasips2-mouse", 0x100);
|
|
memory_region_add_subregion(address_space, base + 0x100, &s->mouse.reg);
|
|
}
|