The Nios2 architecture supports two different interrupt controller options: * The IIC (Internal Interrupt Controller) is part of the CPU itself; it has 32 IRQ input lines and no NMI support. Interrupt status is queried and controlled via the CPU's ipending and istatus registers. * The EIC (External Interrupt Controller) interface allows the CPU to connect to an external interrupt controller. The interface allows the interrupt controller to present a packet of information containing: - handler address - interrupt level - register set - NMI mode QEMU does not model an EIC currently. We do model the IIC, but its implementation is split across code in hw/nios2/cpu_pic.c and hw/intc/nios2_iic.c. The code in those two files has no state of its own -- the IIC state is in the Nios2CPU state struct. Because CPU objects now inherit (indirectly) from TYPE_DEVICE, they can have GPIO input lines themselves, so we can implement the IIC directly in the CPU object the same way that real hardware does. Create named "IRQ" GPIO inputs to the Nios2 CPU object, and make the only user of the IIC wire up directly to those instead. Note that the old code had an "NMI" concept which was entirely unused and also as far as I can see not architecturally correct, since only the EIC has a concept of an NMI. This fixes a Coverity-reported trivial memory leak of the IRQ array allocated in nios2_cpu_pic_init(). Fixes: Coverity CID 1421916 Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Message-id: 20201129174022.26530-2-peter.maydell@linaro.org Reviewed-by: Wentong Wu <wentong.wu@intel.com> Tested-by: Wentong Wu <wentong.wu@intel.com>
117 lines
4.3 KiB
C
117 lines
4.3 KiB
C
/*
|
|
* Altera 10M50 Nios2 GHRD
|
|
*
|
|
* Copyright (c) 2016 Marek Vasut <marek.vasut@gmail.com>
|
|
*
|
|
* Based on LabX device code
|
|
*
|
|
* Copyright (c) 2012 Chris Wulff <crwulff@gmail.com>
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see
|
|
* <http://www.gnu.org/licenses/lgpl-2.1.html>
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "qapi/error.h"
|
|
#include "cpu.h"
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "hw/char/serial.h"
|
|
#include "hw/qdev-properties.h"
|
|
#include "sysemu/sysemu.h"
|
|
#include "hw/boards.h"
|
|
#include "exec/memory.h"
|
|
#include "exec/address-spaces.h"
|
|
#include "qemu/config-file.h"
|
|
|
|
#include "boot.h"
|
|
|
|
#define BINARY_DEVICE_TREE_FILE "10m50-devboard.dtb"
|
|
|
|
static void nios2_10m50_ghrd_init(MachineState *machine)
|
|
{
|
|
Nios2CPU *cpu;
|
|
DeviceState *dev;
|
|
MemoryRegion *address_space_mem = get_system_memory();
|
|
MemoryRegion *phys_tcm = g_new(MemoryRegion, 1);
|
|
MemoryRegion *phys_tcm_alias = g_new(MemoryRegion, 1);
|
|
MemoryRegion *phys_ram = g_new(MemoryRegion, 1);
|
|
MemoryRegion *phys_ram_alias = g_new(MemoryRegion, 1);
|
|
ram_addr_t tcm_base = 0x0;
|
|
ram_addr_t tcm_size = 0x1000; /* 1 kiB, but QEMU limit is 4 kiB */
|
|
ram_addr_t ram_base = 0x08000000;
|
|
ram_addr_t ram_size = 0x08000000;
|
|
qemu_irq irq[32];
|
|
int i;
|
|
|
|
/* Physical TCM (tb_ram_1k) with alias at 0xc0000000 */
|
|
memory_region_init_ram(phys_tcm, NULL, "nios2.tcm", tcm_size,
|
|
&error_abort);
|
|
memory_region_init_alias(phys_tcm_alias, NULL, "nios2.tcm.alias",
|
|
phys_tcm, 0, tcm_size);
|
|
memory_region_add_subregion(address_space_mem, tcm_base, phys_tcm);
|
|
memory_region_add_subregion(address_space_mem, 0xc0000000 + tcm_base,
|
|
phys_tcm_alias);
|
|
|
|
/* Physical DRAM with alias at 0xc0000000 */
|
|
memory_region_init_ram(phys_ram, NULL, "nios2.ram", ram_size,
|
|
&error_abort);
|
|
memory_region_init_alias(phys_ram_alias, NULL, "nios2.ram.alias",
|
|
phys_ram, 0, ram_size);
|
|
memory_region_add_subregion(address_space_mem, ram_base, phys_ram);
|
|
memory_region_add_subregion(address_space_mem, 0xc0000000 + ram_base,
|
|
phys_ram_alias);
|
|
|
|
/* Create CPU -- FIXME */
|
|
cpu = NIOS2_CPU(cpu_create(TYPE_NIOS2_CPU));
|
|
for (i = 0; i < 32; i++) {
|
|
irq[i] = qdev_get_gpio_in_named(DEVICE(cpu), "IRQ", i);
|
|
}
|
|
|
|
/* Register: Altera 16550 UART */
|
|
serial_mm_init(address_space_mem, 0xf8001600, 2, irq[1], 115200,
|
|
serial_hd(0), DEVICE_NATIVE_ENDIAN);
|
|
|
|
/* Register: Timer sys_clk_timer */
|
|
dev = qdev_new("ALTR.timer");
|
|
qdev_prop_set_uint32(dev, "clock-frequency", 75 * 1000000);
|
|
sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, 0xf8001440);
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, irq[0]);
|
|
|
|
/* Register: Timer sys_clk_timer_1 */
|
|
dev = qdev_new("ALTR.timer");
|
|
qdev_prop_set_uint32(dev, "clock-frequency", 75 * 1000000);
|
|
sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, 0xe0000880);
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, irq[5]);
|
|
|
|
/* Configure new exception vectors and reset CPU for it to take effect. */
|
|
cpu->reset_addr = 0xd4000000;
|
|
cpu->exception_addr = 0xc8000120;
|
|
cpu->fast_tlb_miss_addr = 0xc0000100;
|
|
|
|
nios2_load_kernel(cpu, ram_base, ram_size, machine->initrd_filename,
|
|
BINARY_DEVICE_TREE_FILE, NULL);
|
|
}
|
|
|
|
static void nios2_10m50_ghrd_machine_init(struct MachineClass *mc)
|
|
{
|
|
mc->desc = "Altera 10M50 GHRD Nios II design";
|
|
mc->init = nios2_10m50_ghrd_init;
|
|
mc->is_default = true;
|
|
}
|
|
|
|
DEFINE_MACHINE("10m50-ghrd", nios2_10m50_ghrd_machine_init);
|