Exception Vector Base Address Register (EVBAR) - This optional register can be used to apply an offset to the exception vector addresses. The significant bits (31-12) of the vector offset address for each exception depend on the setting of the Supervision Register (SR)'s EPH bit and the Exception Vector Base Address Register (EVBAR). Its presence is indicated by the EVBARP bit in the CPU Configuration Register (CPUCFGR). Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com> Signed-off-by: Stafford Horne <shorne@gmail.com>
100 lines
2.9 KiB
C
100 lines
2.9 KiB
C
/*
|
|
* OpenRISC interrupt.
|
|
*
|
|
* Copyright (c) 2011-2012 Jia Liu <proljc@gmail.com>
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "cpu.h"
|
|
#include "exec/exec-all.h"
|
|
#include "qemu-common.h"
|
|
#include "exec/gdbstub.h"
|
|
#include "qemu/host-utils.h"
|
|
#ifndef CONFIG_USER_ONLY
|
|
#include "hw/loader.h"
|
|
#endif
|
|
|
|
void openrisc_cpu_do_interrupt(CPUState *cs)
|
|
{
|
|
#ifndef CONFIG_USER_ONLY
|
|
OpenRISCCPU *cpu = OPENRISC_CPU(cs);
|
|
CPUOpenRISCState *env = &cpu->env;
|
|
|
|
env->epcr = env->pc;
|
|
if (env->dflag) {
|
|
env->dflag = 0;
|
|
env->sr |= SR_DSX;
|
|
env->epcr -= 4;
|
|
} else {
|
|
env->sr &= ~SR_DSX;
|
|
}
|
|
if (cs->exception_index == EXCP_SYSCALL) {
|
|
env->epcr += 4;
|
|
}
|
|
/* When we have an illegal instruction the error effective address
|
|
shall be set to the illegal instruction address. */
|
|
if (cs->exception_index == EXCP_ILLEGAL) {
|
|
env->eear = env->pc;
|
|
}
|
|
|
|
/* For machine-state changed between user-mode and supervisor mode,
|
|
we need flush TLB when we enter&exit EXCP. */
|
|
tlb_flush(cs);
|
|
|
|
env->esr = cpu_get_sr(env);
|
|
env->sr &= ~SR_DME;
|
|
env->sr &= ~SR_IME;
|
|
env->sr |= SR_SM;
|
|
env->sr &= ~SR_IEE;
|
|
env->sr &= ~SR_TEE;
|
|
env->tlb->cpu_openrisc_map_address_data = &cpu_openrisc_get_phys_nommu;
|
|
env->tlb->cpu_openrisc_map_address_code = &cpu_openrisc_get_phys_nommu;
|
|
env->lock_addr = -1;
|
|
|
|
if (cs->exception_index > 0 && cs->exception_index < EXCP_NR) {
|
|
hwaddr vect_pc = cs->exception_index << 8;
|
|
if (env->cpucfgr & CPUCFGR_EVBARP) {
|
|
vect_pc |= env->evbar;
|
|
}
|
|
env->pc = vect_pc;
|
|
} else {
|
|
cpu_abort(cs, "Unhandled exception 0x%x\n", cs->exception_index);
|
|
}
|
|
#endif
|
|
|
|
cs->exception_index = -1;
|
|
}
|
|
|
|
bool openrisc_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
|
{
|
|
OpenRISCCPU *cpu = OPENRISC_CPU(cs);
|
|
CPUOpenRISCState *env = &cpu->env;
|
|
int idx = -1;
|
|
|
|
if ((interrupt_request & CPU_INTERRUPT_HARD) && (env->sr & SR_IEE)) {
|
|
idx = EXCP_INT;
|
|
}
|
|
if ((interrupt_request & CPU_INTERRUPT_TIMER) && (env->sr & SR_TEE)) {
|
|
idx = EXCP_TICK;
|
|
}
|
|
if (idx >= 0) {
|
|
cs->exception_index = idx;
|
|
openrisc_cpu_do_interrupt(cs);
|
|
return true;
|
|
}
|
|
return false;
|
|
}
|