To enable hotplugging of a newly created pcie-pci-bridge, we need to tell firmware (e.g. SeaBIOS) to reserve additional buses or IO/MEM/PREF space for pcie-root-port. Additional bus reservation allows us to hotplug pcie-pci-bridge into this root port. The number of buses and IO/MEM/PREF space to reserve are provided to the device via a corresponding property, and to the firmware via new PCI capability. The properties' default values are -1 to keep default behavior unchanged. Signed-off-by: Aleksandr Bezzubikov <zuban32s@gmail.com> Reviewed-by: Marcel Apfelbaum <marcel@redhat.com> Tested-by: Marcel Apfelbaum <marcel@redhat.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
81 lines
2.3 KiB
C
81 lines
2.3 KiB
C
/*
|
|
* pcie_port.h
|
|
*
|
|
* Copyright (c) 2010 Isaku Yamahata <yamahata at valinux co jp>
|
|
* VA Linux Systems Japan K.K.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef QEMU_PCIE_PORT_H
|
|
#define QEMU_PCIE_PORT_H
|
|
|
|
#include "hw/pci/pci_bridge.h"
|
|
#include "hw/pci/pci_bus.h"
|
|
|
|
#define TYPE_PCIE_PORT "pcie-port"
|
|
#define PCIE_PORT(obj) OBJECT_CHECK(PCIEPort, (obj), TYPE_PCIE_PORT)
|
|
|
|
struct PCIEPort {
|
|
/*< private >*/
|
|
PCIBridge parent_obj;
|
|
/*< public >*/
|
|
|
|
/* pci express switch port */
|
|
uint8_t port;
|
|
};
|
|
|
|
void pcie_port_init_reg(PCIDevice *d);
|
|
|
|
#define TYPE_PCIE_SLOT "pcie-slot"
|
|
#define PCIE_SLOT(obj) OBJECT_CHECK(PCIESlot, (obj), TYPE_PCIE_SLOT)
|
|
|
|
struct PCIESlot {
|
|
/*< private >*/
|
|
PCIEPort parent_obj;
|
|
/*< public >*/
|
|
|
|
/* pci express switch port with slot */
|
|
uint8_t chassis;
|
|
uint16_t slot;
|
|
QLIST_ENTRY(PCIESlot) next;
|
|
};
|
|
|
|
void pcie_chassis_create(uint8_t chassis_number);
|
|
PCIESlot *pcie_chassis_find_slot(uint8_t chassis, uint16_t slot);
|
|
int pcie_chassis_add_slot(struct PCIESlot *slot);
|
|
void pcie_chassis_del_slot(PCIESlot *s);
|
|
|
|
#define TYPE_PCIE_ROOT_PORT "pcie-root-port-base"
|
|
#define PCIE_ROOT_PORT_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(PCIERootPortClass, (klass), TYPE_PCIE_ROOT_PORT)
|
|
#define PCIE_ROOT_PORT_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(PCIERootPortClass, (obj), TYPE_PCIE_ROOT_PORT)
|
|
|
|
typedef struct PCIERootPortClass {
|
|
PCIDeviceClass parent_class;
|
|
DeviceRealize parent_realize;
|
|
|
|
uint8_t (*aer_vector)(const PCIDevice *dev);
|
|
int (*interrupts_init)(PCIDevice *dev, Error **errp);
|
|
void (*interrupts_uninit)(PCIDevice *dev);
|
|
|
|
int exp_offset;
|
|
int aer_offset;
|
|
int ssvid_offset;
|
|
int ssid;
|
|
} PCIERootPortClass;
|
|
|
|
#endif /* QEMU_PCIE_PORT_H */
|