d5938f29fe
In my "build everything" tree, changing sysemu/sysemu.h triggers a recompile of some 5400 out of 6600 objects (not counting tests and objects that don't depend on qemu/osdep.h). Almost a third of its inclusions are actually superfluous. Delete them. Downgrade two more to qapi/qapi-types-run-state.h, and move one from char/serial.h to char/serial.c. hw/semihosting/config.c, monitor/monitor.c, qdev-monitor.c, and stubs/semihost.c define variables declared in sysemu/sysemu.h without including it. The compiler is cool with that, but include it anyway. This doesn't reduce actual use much, as it's still included into widely included headers. The next commit will tackle that. Signed-off-by: Markus Armbruster <armbru@redhat.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <20190812052359.30071-27-armbru@redhat.com> Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
92 lines
2 KiB
C
92 lines
2 KiB
C
/*
|
|
* QEMU Alpha PCI support functions.
|
|
*
|
|
* Some of this isn't very Alpha specific at all.
|
|
*
|
|
* ??? Sparse memory access not implemented.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "alpha_sys.h"
|
|
#include "qemu/log.h"
|
|
#include "trace.h"
|
|
|
|
|
|
/* Fallback for unassigned PCI I/O operations. Avoids MCHK. */
|
|
|
|
static uint64_t ignore_read(void *opaque, hwaddr addr, unsigned size)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static void ignore_write(void *opaque, hwaddr addr, uint64_t v, unsigned size)
|
|
{
|
|
}
|
|
|
|
const MemoryRegionOps alpha_pci_ignore_ops = {
|
|
.read = ignore_read,
|
|
.write = ignore_write,
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
|
.valid = {
|
|
.min_access_size = 1,
|
|
.max_access_size = 8,
|
|
},
|
|
.impl = {
|
|
.min_access_size = 1,
|
|
.max_access_size = 8,
|
|
},
|
|
};
|
|
|
|
|
|
/* PCI config space reads/writes, to byte-word addressable memory. */
|
|
static uint64_t bw_conf1_read(void *opaque, hwaddr addr,
|
|
unsigned size)
|
|
{
|
|
PCIBus *b = opaque;
|
|
return pci_data_read(b, addr, size);
|
|
}
|
|
|
|
static void bw_conf1_write(void *opaque, hwaddr addr,
|
|
uint64_t val, unsigned size)
|
|
{
|
|
PCIBus *b = opaque;
|
|
pci_data_write(b, addr, val, size);
|
|
}
|
|
|
|
const MemoryRegionOps alpha_pci_conf1_ops = {
|
|
.read = bw_conf1_read,
|
|
.write = bw_conf1_write,
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
|
.impl = {
|
|
.min_access_size = 1,
|
|
.max_access_size = 4,
|
|
},
|
|
};
|
|
|
|
/* PCI/EISA Interrupt Acknowledge Cycle. */
|
|
|
|
static uint64_t iack_read(void *opaque, hwaddr addr, unsigned size)
|
|
{
|
|
return pic_read_irq(isa_pic);
|
|
}
|
|
|
|
static void special_write(void *opaque, hwaddr addr,
|
|
uint64_t val, unsigned size)
|
|
{
|
|
trace_alpha_pci_iack_write();
|
|
}
|
|
|
|
const MemoryRegionOps alpha_pci_iack_ops = {
|
|
.read = iack_read,
|
|
.write = special_write,
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
|
.valid = {
|
|
.min_access_size = 4,
|
|
.max_access_size = 4,
|
|
},
|
|
.impl = {
|
|
.min_access_size = 4,
|
|
.max_access_size = 4,
|
|
},
|
|
};
|