Clean up includes so that osdep.h is included first and headers which it implies are not included manually. This commit was created with scripts/clean-includes. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 1453832250-766-11-git-send-email-peter.maydell@linaro.org
180 lines
4.4 KiB
C
180 lines
4.4 KiB
C
/*
|
|
* KVM in-kernel IOPIC support
|
|
*
|
|
* Copyright (c) 2011 Siemens AG
|
|
*
|
|
* Authors:
|
|
* Jan Kiszka <jan.kiszka@siemens.com>
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL version 2.
|
|
* See the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "monitor/monitor.h"
|
|
#include "hw/i386/pc.h"
|
|
#include "hw/i386/ioapic_internal.h"
|
|
#include "hw/i386/apic_internal.h"
|
|
#include "sysemu/kvm.h"
|
|
|
|
/* PC Utility function */
|
|
void kvm_pc_setup_irq_routing(bool pci_enabled)
|
|
{
|
|
KVMState *s = kvm_state;
|
|
int i;
|
|
|
|
if (kvm_check_extension(s, KVM_CAP_IRQ_ROUTING)) {
|
|
for (i = 0; i < 8; ++i) {
|
|
if (i == 2) {
|
|
continue;
|
|
}
|
|
kvm_irqchip_add_irq_route(s, i, KVM_IRQCHIP_PIC_MASTER, i);
|
|
}
|
|
for (i = 8; i < 16; ++i) {
|
|
kvm_irqchip_add_irq_route(s, i, KVM_IRQCHIP_PIC_SLAVE, i - 8);
|
|
}
|
|
if (pci_enabled) {
|
|
for (i = 0; i < 24; ++i) {
|
|
if (i == 0) {
|
|
kvm_irqchip_add_irq_route(s, i, KVM_IRQCHIP_IOAPIC, 2);
|
|
} else if (i != 2) {
|
|
kvm_irqchip_add_irq_route(s, i, KVM_IRQCHIP_IOAPIC, i);
|
|
}
|
|
}
|
|
}
|
|
kvm_irqchip_commit_routes(s);
|
|
}
|
|
}
|
|
|
|
void kvm_pc_gsi_handler(void *opaque, int n, int level)
|
|
{
|
|
GSIState *s = opaque;
|
|
|
|
if (n < ISA_NUM_IRQS) {
|
|
/* Kernel will forward to both PIC and IOAPIC */
|
|
qemu_set_irq(s->i8259_irq[n], level);
|
|
} else {
|
|
qemu_set_irq(s->ioapic_irq[n], level);
|
|
}
|
|
}
|
|
|
|
typedef struct KVMIOAPICState KVMIOAPICState;
|
|
|
|
struct KVMIOAPICState {
|
|
IOAPICCommonState ioapic;
|
|
uint32_t kvm_gsi_base;
|
|
};
|
|
|
|
static void kvm_ioapic_get(IOAPICCommonState *s)
|
|
{
|
|
struct kvm_irqchip chip;
|
|
struct kvm_ioapic_state *kioapic;
|
|
int ret, i;
|
|
|
|
chip.chip_id = KVM_IRQCHIP_IOAPIC;
|
|
ret = kvm_vm_ioctl(kvm_state, KVM_GET_IRQCHIP, &chip);
|
|
if (ret < 0) {
|
|
fprintf(stderr, "KVM_GET_IRQCHIP failed: %s\n", strerror(ret));
|
|
abort();
|
|
}
|
|
|
|
kioapic = &chip.chip.ioapic;
|
|
|
|
s->id = kioapic->id;
|
|
s->ioregsel = kioapic->ioregsel;
|
|
s->irr = kioapic->irr;
|
|
for (i = 0; i < IOAPIC_NUM_PINS; i++) {
|
|
s->ioredtbl[i] = kioapic->redirtbl[i].bits;
|
|
}
|
|
}
|
|
|
|
static void kvm_ioapic_put(IOAPICCommonState *s)
|
|
{
|
|
struct kvm_irqchip chip;
|
|
struct kvm_ioapic_state *kioapic;
|
|
int ret, i;
|
|
|
|
chip.chip_id = KVM_IRQCHIP_IOAPIC;
|
|
kioapic = &chip.chip.ioapic;
|
|
|
|
kioapic->id = s->id;
|
|
kioapic->ioregsel = s->ioregsel;
|
|
kioapic->base_address = s->busdev.mmio[0].addr;
|
|
kioapic->irr = s->irr;
|
|
for (i = 0; i < IOAPIC_NUM_PINS; i++) {
|
|
kioapic->redirtbl[i].bits = s->ioredtbl[i];
|
|
}
|
|
|
|
ret = kvm_vm_ioctl(kvm_state, KVM_SET_IRQCHIP, &chip);
|
|
if (ret < 0) {
|
|
fprintf(stderr, "KVM_GET_IRQCHIP failed: %s\n", strerror(ret));
|
|
abort();
|
|
}
|
|
}
|
|
|
|
void kvm_ioapic_dump_state(Monitor *mon, const QDict *qdict)
|
|
{
|
|
IOAPICCommonState s;
|
|
|
|
kvm_ioapic_get(&s);
|
|
|
|
ioapic_print_redtbl(mon, &s);
|
|
}
|
|
|
|
static void kvm_ioapic_reset(DeviceState *dev)
|
|
{
|
|
IOAPICCommonState *s = IOAPIC_COMMON(dev);
|
|
|
|
ioapic_reset_common(dev);
|
|
kvm_ioapic_put(s);
|
|
}
|
|
|
|
static void kvm_ioapic_set_irq(void *opaque, int irq, int level)
|
|
{
|
|
KVMIOAPICState *s = opaque;
|
|
int delivered;
|
|
|
|
delivered = kvm_set_irq(kvm_state, s->kvm_gsi_base + irq, level);
|
|
apic_report_irq_delivered(delivered);
|
|
}
|
|
|
|
static void kvm_ioapic_realize(DeviceState *dev, Error **errp)
|
|
{
|
|
IOAPICCommonState *s = IOAPIC_COMMON(dev);
|
|
|
|
memory_region_init_reservation(&s->io_memory, NULL, "kvm-ioapic", 0x1000);
|
|
|
|
qdev_init_gpio_in(dev, kvm_ioapic_set_irq, IOAPIC_NUM_PINS);
|
|
}
|
|
|
|
static Property kvm_ioapic_properties[] = {
|
|
DEFINE_PROP_UINT32("gsi_base", KVMIOAPICState, kvm_gsi_base, 0),
|
|
DEFINE_PROP_END_OF_LIST()
|
|
};
|
|
|
|
static void kvm_ioapic_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
IOAPICCommonClass *k = IOAPIC_COMMON_CLASS(klass);
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
k->realize = kvm_ioapic_realize;
|
|
k->pre_save = kvm_ioapic_get;
|
|
k->post_load = kvm_ioapic_put;
|
|
dc->reset = kvm_ioapic_reset;
|
|
dc->props = kvm_ioapic_properties;
|
|
}
|
|
|
|
static const TypeInfo kvm_ioapic_info = {
|
|
.name = "kvm-ioapic",
|
|
.parent = TYPE_IOAPIC_COMMON,
|
|
.instance_size = sizeof(KVMIOAPICState),
|
|
.class_init = kvm_ioapic_class_init,
|
|
};
|
|
|
|
static void kvm_ioapic_register_types(void)
|
|
{
|
|
type_register_static(&kvm_ioapic_info);
|
|
}
|
|
|
|
type_init(kvm_ioapic_register_types)
|