Keyboard-Controller-Style devices for IPMI purposes are exposed via LPC IO cycles from the BMC to the host. Expose support on the BMC side by implementing the usual MMIO behaviours, and expose the ability to inspect the KCS registers in "host" style by accessing QOM properties associated with each register. The model caters to the IRQ style of both the AST2600 and the earlier SoCs (AST2400 and AST2500). The AST2600 allocates an IRQ for each LPC sub-device, while there is a single IRQ shared across all subdevices on the AST2400 and AST2500. Signed-off-by: Andrew Jeffery <andrew@aj.id.au> Reviewed-by: Cédric Le Goater <clg@kaod.org> Message-Id: <20210302014317.915120-6-andrew@aj.id.au> Signed-off-by: Cédric Le Goater <clg@kaod.org>
48 lines
954 B
C
48 lines
954 B
C
/*
|
|
* ASPEED LPC Controller
|
|
*
|
|
* Copyright (C) 2017-2018 IBM Corp.
|
|
*
|
|
* This code is licensed under the GPL version 2 or later. See
|
|
* the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef ASPEED_LPC_H
|
|
#define ASPEED_LPC_H
|
|
|
|
#include "hw/sysbus.h"
|
|
|
|
#include <stdint.h>
|
|
|
|
#define TYPE_ASPEED_LPC "aspeed.lpc"
|
|
#define ASPEED_LPC(obj) OBJECT_CHECK(AspeedLPCState, (obj), TYPE_ASPEED_LPC)
|
|
|
|
#define ASPEED_LPC_NR_REGS (0x260 >> 2)
|
|
|
|
enum aspeed_lpc_subdevice {
|
|
aspeed_lpc_kcs_1 = 0,
|
|
aspeed_lpc_kcs_2,
|
|
aspeed_lpc_kcs_3,
|
|
aspeed_lpc_kcs_4,
|
|
aspeed_lpc_ibt,
|
|
};
|
|
|
|
#define ASPEED_LPC_NR_SUBDEVS 5
|
|
|
|
typedef struct AspeedLPCState {
|
|
/* <private> */
|
|
SysBusDevice parent;
|
|
|
|
/*< public >*/
|
|
MemoryRegion iomem;
|
|
qemu_irq irq;
|
|
|
|
qemu_irq subdevice_irqs[ASPEED_LPC_NR_SUBDEVS];
|
|
uint32_t subdevice_irqs_pending;
|
|
|
|
uint32_t regs[ASPEED_LPC_NR_REGS];
|
|
uint32_t hicr7;
|
|
} AspeedLPCState;
|
|
|
|
#endif /* _ASPEED_LPC_H_ */
|