sysemu/sysemu.h is a rather unfocused dumping ground for stuff related to the system-emulator. Evidence: * It's included widely: in my "build everything" tree, changing sysemu/sysemu.h still triggers a recompile of some 1100 out of 6600 objects (not counting tests and objects that don't depend on qemu/osdep.h, down from 5400 due to the previous two commits). * It pulls in more than a dozen additional headers. Split stuff related to run state management into its own header sysemu/runstate.h. Touching sysemu/sysemu.h now recompiles some 850 objects. qemu/uuid.h also drops from 1100 to 850, and qapi/qapi-types-run-state.h from 4400 to 4200. Touching new sysemu/runstate.h recompiles some 500 objects. Since I'm touching MAINTAINERS to add sysemu/runstate.h anyway, also add qemu/main-loop.h. Suggested-by: Paolo Bonzini <pbonzini@redhat.com> Signed-off-by: Markus Armbruster <armbru@redhat.com> Message-Id: <20190812052359.30071-30-armbru@redhat.com> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> [Unbreak OS-X build]
571 lines
18 KiB
C
571 lines
18 KiB
C
/*
|
|
* ACPI implementation
|
|
*
|
|
* Copyright (c) 2006 Fabrice Bellard
|
|
* Copyright (c) 2009 Isaku Yamahata <yamahata at valinux co jp>
|
|
* VA Linux Systems Japan K.K.
|
|
* Copyright (C) 2012 Jason Baron <jbaron@redhat.com>
|
|
*
|
|
* This is based on acpi.c.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>
|
|
*
|
|
* Contributions after 2012-01-13 are licensed under the terms of the
|
|
* GNU GPL, version 2 or (at your option) any later version.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "qapi/error.h"
|
|
#include "qapi/visitor.h"
|
|
#include "hw/i386/pc.h"
|
|
#include "hw/pci/pci.h"
|
|
#include "migration/vmstate.h"
|
|
#include "qemu/timer.h"
|
|
#include "qom/cpu.h"
|
|
#include "sysemu/reset.h"
|
|
#include "sysemu/runstate.h"
|
|
#include "hw/acpi/acpi.h"
|
|
#include "hw/acpi/tco.h"
|
|
#include "exec/address-spaces.h"
|
|
|
|
#include "hw/i386/ich9.h"
|
|
#include "hw/mem/pc-dimm.h"
|
|
|
|
//#define DEBUG
|
|
|
|
#ifdef DEBUG
|
|
#define ICH9_DEBUG(fmt, ...) \
|
|
do { printf("%s "fmt, __func__, ## __VA_ARGS__); } while (0)
|
|
#else
|
|
#define ICH9_DEBUG(fmt, ...) do { } while (0)
|
|
#endif
|
|
|
|
static void ich9_pm_update_sci_fn(ACPIREGS *regs)
|
|
{
|
|
ICH9LPCPMRegs *pm = container_of(regs, ICH9LPCPMRegs, acpi_regs);
|
|
acpi_update_sci(&pm->acpi_regs, pm->irq);
|
|
}
|
|
|
|
static uint64_t ich9_gpe_readb(void *opaque, hwaddr addr, unsigned width)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
return acpi_gpe_ioport_readb(&pm->acpi_regs, addr);
|
|
}
|
|
|
|
static void ich9_gpe_writeb(void *opaque, hwaddr addr, uint64_t val,
|
|
unsigned width)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
acpi_gpe_ioport_writeb(&pm->acpi_regs, addr, val);
|
|
acpi_update_sci(&pm->acpi_regs, pm->irq);
|
|
}
|
|
|
|
static const MemoryRegionOps ich9_gpe_ops = {
|
|
.read = ich9_gpe_readb,
|
|
.write = ich9_gpe_writeb,
|
|
.valid.min_access_size = 1,
|
|
.valid.max_access_size = 4,
|
|
.impl.min_access_size = 1,
|
|
.impl.max_access_size = 1,
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
|
};
|
|
|
|
static uint64_t ich9_smi_readl(void *opaque, hwaddr addr, unsigned width)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
switch (addr) {
|
|
case 0:
|
|
return pm->smi_en;
|
|
case 4:
|
|
return pm->smi_sts;
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
static void ich9_smi_writel(void *opaque, hwaddr addr, uint64_t val,
|
|
unsigned width)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
TCOIORegs *tr = &pm->tco_regs;
|
|
uint64_t tco_en;
|
|
|
|
switch (addr) {
|
|
case 0:
|
|
tco_en = pm->smi_en & ICH9_PMIO_SMI_EN_TCO_EN;
|
|
/* once TCO_LOCK bit is set, TCO_EN bit cannot be overwritten */
|
|
if (tr->tco.cnt1 & TCO_LOCK) {
|
|
val = (val & ~ICH9_PMIO_SMI_EN_TCO_EN) | tco_en;
|
|
}
|
|
pm->smi_en &= ~pm->smi_en_wmask;
|
|
pm->smi_en |= (val & pm->smi_en_wmask);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static const MemoryRegionOps ich9_smi_ops = {
|
|
.read = ich9_smi_readl,
|
|
.write = ich9_smi_writel,
|
|
.valid.min_access_size = 4,
|
|
.valid.max_access_size = 4,
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
|
};
|
|
|
|
void ich9_pm_iospace_update(ICH9LPCPMRegs *pm, uint32_t pm_io_base)
|
|
{
|
|
ICH9_DEBUG("to 0x%x\n", pm_io_base);
|
|
|
|
assert((pm_io_base & ICH9_PMIO_MASK) == 0);
|
|
|
|
pm->pm_io_base = pm_io_base;
|
|
memory_region_transaction_begin();
|
|
memory_region_set_enabled(&pm->io, pm->pm_io_base != 0);
|
|
memory_region_set_address(&pm->io, pm->pm_io_base);
|
|
memory_region_transaction_commit();
|
|
}
|
|
|
|
static int ich9_pm_post_load(void *opaque, int version_id)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
uint32_t pm_io_base = pm->pm_io_base;
|
|
pm->pm_io_base = 0;
|
|
ich9_pm_iospace_update(pm, pm_io_base);
|
|
return 0;
|
|
}
|
|
|
|
#define VMSTATE_GPE_ARRAY(_field, _state) \
|
|
{ \
|
|
.name = (stringify(_field)), \
|
|
.version_id = 0, \
|
|
.num = ICH9_PMIO_GPE0_LEN, \
|
|
.info = &vmstate_info_uint8, \
|
|
.size = sizeof(uint8_t), \
|
|
.flags = VMS_ARRAY | VMS_POINTER, \
|
|
.offset = vmstate_offset_pointer(_state, _field, uint8_t), \
|
|
}
|
|
|
|
static bool vmstate_test_use_memhp(void *opaque)
|
|
{
|
|
ICH9LPCPMRegs *s = opaque;
|
|
return s->acpi_memory_hotplug.is_enabled;
|
|
}
|
|
|
|
static const VMStateDescription vmstate_memhp_state = {
|
|
.name = "ich9_pm/memhp",
|
|
.version_id = 1,
|
|
.minimum_version_id = 1,
|
|
.minimum_version_id_old = 1,
|
|
.needed = vmstate_test_use_memhp,
|
|
.fields = (VMStateField[]) {
|
|
VMSTATE_MEMORY_HOTPLUG(acpi_memory_hotplug, ICH9LPCPMRegs),
|
|
VMSTATE_END_OF_LIST()
|
|
}
|
|
};
|
|
|
|
static bool vmstate_test_use_tco(void *opaque)
|
|
{
|
|
ICH9LPCPMRegs *s = opaque;
|
|
return s->enable_tco;
|
|
}
|
|
|
|
static const VMStateDescription vmstate_tco_io_state = {
|
|
.name = "ich9_pm/tco",
|
|
.version_id = 1,
|
|
.minimum_version_id = 1,
|
|
.minimum_version_id_old = 1,
|
|
.needed = vmstate_test_use_tco,
|
|
.fields = (VMStateField[]) {
|
|
VMSTATE_STRUCT(tco_regs, ICH9LPCPMRegs, 1, vmstate_tco_io_sts,
|
|
TCOIORegs),
|
|
VMSTATE_END_OF_LIST()
|
|
}
|
|
};
|
|
|
|
static bool vmstate_test_use_cpuhp(void *opaque)
|
|
{
|
|
ICH9LPCPMRegs *s = opaque;
|
|
return !s->cpu_hotplug_legacy;
|
|
}
|
|
|
|
static int vmstate_cpuhp_pre_load(void *opaque)
|
|
{
|
|
ICH9LPCPMRegs *s = opaque;
|
|
Object *obj = OBJECT(s->gpe_cpu.device);
|
|
object_property_set_bool(obj, false, "cpu-hotplug-legacy", &error_abort);
|
|
return 0;
|
|
}
|
|
|
|
static const VMStateDescription vmstate_cpuhp_state = {
|
|
.name = "ich9_pm/cpuhp",
|
|
.version_id = 1,
|
|
.minimum_version_id = 1,
|
|
.minimum_version_id_old = 1,
|
|
.needed = vmstate_test_use_cpuhp,
|
|
.pre_load = vmstate_cpuhp_pre_load,
|
|
.fields = (VMStateField[]) {
|
|
VMSTATE_CPU_HOTPLUG(cpuhp_state, ICH9LPCPMRegs),
|
|
VMSTATE_END_OF_LIST()
|
|
}
|
|
};
|
|
|
|
const VMStateDescription vmstate_ich9_pm = {
|
|
.name = "ich9_pm",
|
|
.version_id = 1,
|
|
.minimum_version_id = 1,
|
|
.post_load = ich9_pm_post_load,
|
|
.fields = (VMStateField[]) {
|
|
VMSTATE_UINT16(acpi_regs.pm1.evt.sts, ICH9LPCPMRegs),
|
|
VMSTATE_UINT16(acpi_regs.pm1.evt.en, ICH9LPCPMRegs),
|
|
VMSTATE_UINT16(acpi_regs.pm1.cnt.cnt, ICH9LPCPMRegs),
|
|
VMSTATE_TIMER_PTR(acpi_regs.tmr.timer, ICH9LPCPMRegs),
|
|
VMSTATE_INT64(acpi_regs.tmr.overflow_time, ICH9LPCPMRegs),
|
|
VMSTATE_GPE_ARRAY(acpi_regs.gpe.sts, ICH9LPCPMRegs),
|
|
VMSTATE_GPE_ARRAY(acpi_regs.gpe.en, ICH9LPCPMRegs),
|
|
VMSTATE_UINT32(smi_en, ICH9LPCPMRegs),
|
|
VMSTATE_UINT32(smi_sts, ICH9LPCPMRegs),
|
|
VMSTATE_END_OF_LIST()
|
|
},
|
|
.subsections = (const VMStateDescription*[]) {
|
|
&vmstate_memhp_state,
|
|
&vmstate_tco_io_state,
|
|
&vmstate_cpuhp_state,
|
|
NULL
|
|
}
|
|
};
|
|
|
|
static void pm_reset(void *opaque)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
ich9_pm_iospace_update(pm, 0);
|
|
|
|
acpi_pm1_evt_reset(&pm->acpi_regs);
|
|
acpi_pm1_cnt_reset(&pm->acpi_regs);
|
|
acpi_pm_tmr_reset(&pm->acpi_regs);
|
|
acpi_gpe_reset(&pm->acpi_regs);
|
|
|
|
pm->smi_en = 0;
|
|
if (!pm->smm_enabled) {
|
|
/* Mark SMM as already inited to prevent SMM from running. */
|
|
pm->smi_en |= ICH9_PMIO_SMI_EN_APMC_EN;
|
|
}
|
|
pm->smi_en_wmask = ~0;
|
|
|
|
acpi_update_sci(&pm->acpi_regs, pm->irq);
|
|
}
|
|
|
|
static void pm_powerdown_req(Notifier *n, void *opaque)
|
|
{
|
|
ICH9LPCPMRegs *pm = container_of(n, ICH9LPCPMRegs, powerdown_notifier);
|
|
|
|
acpi_pm1_evt_power_down(&pm->acpi_regs);
|
|
}
|
|
|
|
void ich9_pm_init(PCIDevice *lpc_pci, ICH9LPCPMRegs *pm,
|
|
bool smm_enabled,
|
|
qemu_irq sci_irq)
|
|
{
|
|
memory_region_init(&pm->io, OBJECT(lpc_pci), "ich9-pm", ICH9_PMIO_SIZE);
|
|
memory_region_set_enabled(&pm->io, false);
|
|
memory_region_add_subregion(pci_address_space_io(lpc_pci),
|
|
0, &pm->io);
|
|
|
|
acpi_pm_tmr_init(&pm->acpi_regs, ich9_pm_update_sci_fn, &pm->io);
|
|
acpi_pm1_evt_init(&pm->acpi_regs, ich9_pm_update_sci_fn, &pm->io);
|
|
acpi_pm1_cnt_init(&pm->acpi_regs, &pm->io, pm->disable_s3, pm->disable_s4,
|
|
pm->s4_val);
|
|
|
|
acpi_gpe_init(&pm->acpi_regs, ICH9_PMIO_GPE0_LEN);
|
|
memory_region_init_io(&pm->io_gpe, OBJECT(lpc_pci), &ich9_gpe_ops, pm,
|
|
"acpi-gpe0", ICH9_PMIO_GPE0_LEN);
|
|
memory_region_add_subregion(&pm->io, ICH9_PMIO_GPE0_STS, &pm->io_gpe);
|
|
|
|
memory_region_init_io(&pm->io_smi, OBJECT(lpc_pci), &ich9_smi_ops, pm,
|
|
"acpi-smi", 8);
|
|
memory_region_add_subregion(&pm->io, ICH9_PMIO_SMI_EN, &pm->io_smi);
|
|
|
|
pm->smm_enabled = smm_enabled;
|
|
|
|
pm->enable_tco = true;
|
|
acpi_pm_tco_init(&pm->tco_regs, &pm->io);
|
|
|
|
pm->irq = sci_irq;
|
|
qemu_register_reset(pm_reset, pm);
|
|
pm->powerdown_notifier.notify = pm_powerdown_req;
|
|
qemu_register_powerdown_notifier(&pm->powerdown_notifier);
|
|
|
|
legacy_acpi_cpu_hotplug_init(pci_address_space_io(lpc_pci),
|
|
OBJECT(lpc_pci), &pm->gpe_cpu, ICH9_CPU_HOTPLUG_IO_BASE);
|
|
|
|
if (pm->acpi_memory_hotplug.is_enabled) {
|
|
acpi_memory_hotplug_init(pci_address_space_io(lpc_pci), OBJECT(lpc_pci),
|
|
&pm->acpi_memory_hotplug,
|
|
ACPI_MEMORY_HOTPLUG_BASE);
|
|
}
|
|
}
|
|
|
|
static void ich9_pm_get_gpe0_blk(Object *obj, Visitor *v, const char *name,
|
|
void *opaque, Error **errp)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
uint32_t value = pm->pm_io_base + ICH9_PMIO_GPE0_STS;
|
|
|
|
visit_type_uint32(v, name, &value, errp);
|
|
}
|
|
|
|
static bool ich9_pm_get_memory_hotplug_support(Object *obj, Error **errp)
|
|
{
|
|
ICH9LPCState *s = ICH9_LPC_DEVICE(obj);
|
|
|
|
return s->pm.acpi_memory_hotplug.is_enabled;
|
|
}
|
|
|
|
static void ich9_pm_set_memory_hotplug_support(Object *obj, bool value,
|
|
Error **errp)
|
|
{
|
|
ICH9LPCState *s = ICH9_LPC_DEVICE(obj);
|
|
|
|
s->pm.acpi_memory_hotplug.is_enabled = value;
|
|
}
|
|
|
|
static bool ich9_pm_get_cpu_hotplug_legacy(Object *obj, Error **errp)
|
|
{
|
|
ICH9LPCState *s = ICH9_LPC_DEVICE(obj);
|
|
|
|
return s->pm.cpu_hotplug_legacy;
|
|
}
|
|
|
|
static void ich9_pm_set_cpu_hotplug_legacy(Object *obj, bool value,
|
|
Error **errp)
|
|
{
|
|
ICH9LPCState *s = ICH9_LPC_DEVICE(obj);
|
|
|
|
assert(!value);
|
|
if (s->pm.cpu_hotplug_legacy && value == false) {
|
|
acpi_switch_to_modern_cphp(&s->pm.gpe_cpu, &s->pm.cpuhp_state,
|
|
ICH9_CPU_HOTPLUG_IO_BASE);
|
|
}
|
|
s->pm.cpu_hotplug_legacy = value;
|
|
}
|
|
|
|
static void ich9_pm_get_disable_s3(Object *obj, Visitor *v, const char *name,
|
|
void *opaque, Error **errp)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
uint8_t value = pm->disable_s3;
|
|
|
|
visit_type_uint8(v, name, &value, errp);
|
|
}
|
|
|
|
static void ich9_pm_set_disable_s3(Object *obj, Visitor *v, const char *name,
|
|
void *opaque, Error **errp)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
Error *local_err = NULL;
|
|
uint8_t value;
|
|
|
|
visit_type_uint8(v, name, &value, &local_err);
|
|
if (local_err) {
|
|
goto out;
|
|
}
|
|
pm->disable_s3 = value;
|
|
out:
|
|
error_propagate(errp, local_err);
|
|
}
|
|
|
|
static void ich9_pm_get_disable_s4(Object *obj, Visitor *v, const char *name,
|
|
void *opaque, Error **errp)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
uint8_t value = pm->disable_s4;
|
|
|
|
visit_type_uint8(v, name, &value, errp);
|
|
}
|
|
|
|
static void ich9_pm_set_disable_s4(Object *obj, Visitor *v, const char *name,
|
|
void *opaque, Error **errp)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
Error *local_err = NULL;
|
|
uint8_t value;
|
|
|
|
visit_type_uint8(v, name, &value, &local_err);
|
|
if (local_err) {
|
|
goto out;
|
|
}
|
|
pm->disable_s4 = value;
|
|
out:
|
|
error_propagate(errp, local_err);
|
|
}
|
|
|
|
static void ich9_pm_get_s4_val(Object *obj, Visitor *v, const char *name,
|
|
void *opaque, Error **errp)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
uint8_t value = pm->s4_val;
|
|
|
|
visit_type_uint8(v, name, &value, errp);
|
|
}
|
|
|
|
static void ich9_pm_set_s4_val(Object *obj, Visitor *v, const char *name,
|
|
void *opaque, Error **errp)
|
|
{
|
|
ICH9LPCPMRegs *pm = opaque;
|
|
Error *local_err = NULL;
|
|
uint8_t value;
|
|
|
|
visit_type_uint8(v, name, &value, &local_err);
|
|
if (local_err) {
|
|
goto out;
|
|
}
|
|
pm->s4_val = value;
|
|
out:
|
|
error_propagate(errp, local_err);
|
|
}
|
|
|
|
static bool ich9_pm_get_enable_tco(Object *obj, Error **errp)
|
|
{
|
|
ICH9LPCState *s = ICH9_LPC_DEVICE(obj);
|
|
return s->pm.enable_tco;
|
|
}
|
|
|
|
static void ich9_pm_set_enable_tco(Object *obj, bool value, Error **errp)
|
|
{
|
|
ICH9LPCState *s = ICH9_LPC_DEVICE(obj);
|
|
s->pm.enable_tco = value;
|
|
}
|
|
|
|
void ich9_pm_add_properties(Object *obj, ICH9LPCPMRegs *pm, Error **errp)
|
|
{
|
|
static const uint32_t gpe0_len = ICH9_PMIO_GPE0_LEN;
|
|
pm->acpi_memory_hotplug.is_enabled = true;
|
|
pm->cpu_hotplug_legacy = true;
|
|
pm->disable_s3 = 0;
|
|
pm->disable_s4 = 0;
|
|
pm->s4_val = 2;
|
|
|
|
object_property_add_uint32_ptr(obj, ACPI_PM_PROP_PM_IO_BASE,
|
|
&pm->pm_io_base, errp);
|
|
object_property_add(obj, ACPI_PM_PROP_GPE0_BLK, "uint32",
|
|
ich9_pm_get_gpe0_blk,
|
|
NULL, NULL, pm, NULL);
|
|
object_property_add_uint32_ptr(obj, ACPI_PM_PROP_GPE0_BLK_LEN,
|
|
&gpe0_len, errp);
|
|
object_property_add_bool(obj, "memory-hotplug-support",
|
|
ich9_pm_get_memory_hotplug_support,
|
|
ich9_pm_set_memory_hotplug_support,
|
|
NULL);
|
|
object_property_add_bool(obj, "cpu-hotplug-legacy",
|
|
ich9_pm_get_cpu_hotplug_legacy,
|
|
ich9_pm_set_cpu_hotplug_legacy,
|
|
NULL);
|
|
object_property_add(obj, ACPI_PM_PROP_S3_DISABLED, "uint8",
|
|
ich9_pm_get_disable_s3,
|
|
ich9_pm_set_disable_s3,
|
|
NULL, pm, NULL);
|
|
object_property_add(obj, ACPI_PM_PROP_S4_DISABLED, "uint8",
|
|
ich9_pm_get_disable_s4,
|
|
ich9_pm_set_disable_s4,
|
|
NULL, pm, NULL);
|
|
object_property_add(obj, ACPI_PM_PROP_S4_VAL, "uint8",
|
|
ich9_pm_get_s4_val,
|
|
ich9_pm_set_s4_val,
|
|
NULL, pm, NULL);
|
|
object_property_add_bool(obj, ACPI_PM_PROP_TCO_ENABLED,
|
|
ich9_pm_get_enable_tco,
|
|
ich9_pm_set_enable_tco,
|
|
NULL);
|
|
}
|
|
|
|
void ich9_pm_device_pre_plug_cb(HotplugHandler *hotplug_dev, DeviceState *dev,
|
|
Error **errp)
|
|
{
|
|
ICH9LPCState *lpc = ICH9_LPC_DEVICE(hotplug_dev);
|
|
|
|
if (object_dynamic_cast(OBJECT(dev), TYPE_PC_DIMM) &&
|
|
!lpc->pm.acpi_memory_hotplug.is_enabled)
|
|
error_setg(errp,
|
|
"memory hotplug is not enabled: %s.memory-hotplug-support "
|
|
"is not set", object_get_typename(OBJECT(lpc)));
|
|
}
|
|
|
|
void ich9_pm_device_plug_cb(HotplugHandler *hotplug_dev, DeviceState *dev,
|
|
Error **errp)
|
|
{
|
|
ICH9LPCState *lpc = ICH9_LPC_DEVICE(hotplug_dev);
|
|
|
|
if (object_dynamic_cast(OBJECT(dev), TYPE_PC_DIMM)) {
|
|
if (object_dynamic_cast(OBJECT(dev), TYPE_NVDIMM)) {
|
|
nvdimm_acpi_plug_cb(hotplug_dev, dev);
|
|
} else {
|
|
acpi_memory_plug_cb(hotplug_dev, &lpc->pm.acpi_memory_hotplug,
|
|
dev, errp);
|
|
}
|
|
} else if (object_dynamic_cast(OBJECT(dev), TYPE_CPU)) {
|
|
if (lpc->pm.cpu_hotplug_legacy) {
|
|
legacy_acpi_cpu_plug_cb(hotplug_dev, &lpc->pm.gpe_cpu, dev, errp);
|
|
} else {
|
|
acpi_cpu_plug_cb(hotplug_dev, &lpc->pm.cpuhp_state, dev, errp);
|
|
}
|
|
} else {
|
|
error_setg(errp, "acpi: device plug request for not supported device"
|
|
" type: %s", object_get_typename(OBJECT(dev)));
|
|
}
|
|
}
|
|
|
|
void ich9_pm_device_unplug_request_cb(HotplugHandler *hotplug_dev,
|
|
DeviceState *dev, Error **errp)
|
|
{
|
|
ICH9LPCState *lpc = ICH9_LPC_DEVICE(hotplug_dev);
|
|
|
|
if (lpc->pm.acpi_memory_hotplug.is_enabled &&
|
|
object_dynamic_cast(OBJECT(dev), TYPE_PC_DIMM)) {
|
|
acpi_memory_unplug_request_cb(hotplug_dev,
|
|
&lpc->pm.acpi_memory_hotplug, dev,
|
|
errp);
|
|
} else if (object_dynamic_cast(OBJECT(dev), TYPE_CPU) &&
|
|
!lpc->pm.cpu_hotplug_legacy) {
|
|
acpi_cpu_unplug_request_cb(hotplug_dev, &lpc->pm.cpuhp_state,
|
|
dev, errp);
|
|
} else {
|
|
error_setg(errp, "acpi: device unplug request for not supported device"
|
|
" type: %s", object_get_typename(OBJECT(dev)));
|
|
}
|
|
}
|
|
|
|
void ich9_pm_device_unplug_cb(HotplugHandler *hotplug_dev, DeviceState *dev,
|
|
Error **errp)
|
|
{
|
|
ICH9LPCState *lpc = ICH9_LPC_DEVICE(hotplug_dev);
|
|
|
|
if (lpc->pm.acpi_memory_hotplug.is_enabled &&
|
|
object_dynamic_cast(OBJECT(dev), TYPE_PC_DIMM)) {
|
|
acpi_memory_unplug_cb(&lpc->pm.acpi_memory_hotplug, dev, errp);
|
|
} else if (object_dynamic_cast(OBJECT(dev), TYPE_CPU) &&
|
|
!lpc->pm.cpu_hotplug_legacy) {
|
|
acpi_cpu_unplug_cb(&lpc->pm.cpuhp_state, dev, errp);
|
|
} else {
|
|
error_setg(errp, "acpi: device unplug for not supported device"
|
|
" type: %s", object_get_typename(OBJECT(dev)));
|
|
}
|
|
}
|
|
|
|
void ich9_pm_ospm_status(AcpiDeviceIf *adev, ACPIOSTInfoList ***list)
|
|
{
|
|
ICH9LPCState *s = ICH9_LPC_DEVICE(adev);
|
|
|
|
acpi_memory_ospm_status(&s->pm.acpi_memory_hotplug, list);
|
|
if (!s->pm.cpu_hotplug_legacy) {
|
|
acpi_cpu_ospm_status(&s->pm.cpuhp_state, list);
|
|
}
|
|
}
|