d136ecc085
There is no "version 2" of the "Lesser" General Public License. It is either "GPL version 2.0" or "Lesser GPL version 2.1". This patch replaces all occurrences of "Lesser GPL version 2" with "Lesser GPL version 2.1" in comment section. Signed-off-by: Chetan Pant <chetan4windows@gmail.com> Reviewed-by: Thomas Huth <thuth@redhat.com> Message-Id: <20201016143509.26692-1-chetan4windows@gmail.com> [PMD: Split hw/ vs target/] Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
53 lines
1.4 KiB
C
53 lines
1.4 KiB
C
/*
|
|
* Coherent Processing System emulation.
|
|
*
|
|
* Copyright (c) 2016 Imagination Technologies
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef MIPS_CPS_H
|
|
#define MIPS_CPS_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "hw/clock.h"
|
|
#include "hw/misc/mips_cmgcr.h"
|
|
#include "hw/intc/mips_gic.h"
|
|
#include "hw/misc/mips_cpc.h"
|
|
#include "hw/misc/mips_itu.h"
|
|
#include "target/mips/cpu.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_MIPS_CPS "mips-cps"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(MIPSCPSState, MIPS_CPS)
|
|
|
|
struct MIPSCPSState {
|
|
SysBusDevice parent_obj;
|
|
|
|
uint32_t num_vp;
|
|
uint32_t num_irq;
|
|
char *cpu_type;
|
|
|
|
MemoryRegion container;
|
|
MIPSGCRState gcr;
|
|
MIPSGICState gic;
|
|
MIPSCPCState cpc;
|
|
MIPSITUState itu;
|
|
Clock *clock;
|
|
};
|
|
|
|
qemu_irq get_cps_irq(MIPSCPSState *cps, int pin_number);
|
|
|
|
#endif
|