SiFive FU540 SoC integrates a platform DMA controller with 4 DMA channels. This connects the exsiting SiFive PDMA model to the SoC, and adds its device tree data as well. Signed-off-by: Bin Meng <bin.meng@windriver.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <1598924352-89526-17-git-send-email-bmeng.cn@gmail.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
61 lines
869 B
Plaintext
61 lines
869 B
Plaintext
config HTIF
|
|
bool
|
|
|
|
config HART
|
|
bool
|
|
|
|
config IBEX
|
|
bool
|
|
|
|
config SIFIVE
|
|
bool
|
|
select MSI_NONBROKEN
|
|
|
|
config SIFIVE_E
|
|
bool
|
|
select HART
|
|
select SIFIVE
|
|
select UNIMP
|
|
|
|
config SIFIVE_U
|
|
bool
|
|
select CADENCE
|
|
select HART
|
|
select SIFIVE
|
|
select SIFIVE_PDMA
|
|
select UNIMP
|
|
|
|
config SPIKE
|
|
bool
|
|
select HART
|
|
select HTIF
|
|
select SIFIVE
|
|
|
|
config OPENTITAN
|
|
bool
|
|
select IBEX
|
|
select HART
|
|
select UNIMP
|
|
|
|
config RISCV_VIRT
|
|
bool
|
|
imply PCI_DEVICES
|
|
imply TEST_DEVICES
|
|
select PCI
|
|
select HART
|
|
select SERIAL
|
|
select GOLDFISH_RTC
|
|
select VIRTIO_MMIO
|
|
select PCI_EXPRESS_GENERIC_BRIDGE
|
|
select PFLASH_CFI01
|
|
select SIFIVE
|
|
|
|
config MICROCHIP_PFSOC
|
|
bool
|
|
select HART
|
|
select SIFIVE
|
|
select UNIMP
|
|
select MCHP_PFSOC_MMUART
|
|
select SIFIVE_PDMA
|
|
select CADENCE_SDHCI
|