aa29466b48
Now that we have "acpi-pci-hotplug-with-bridge-support" PIIX4 PM property being used for both q35 and i440fx machine types, it is better that we defined this property string at a single place within a header file like other PIIX4 properties. We can then use this single definition at all the places that needs it instead of duplicating the string everywhere. While at it, this change also adds a definition for "acpi-root-pci-hotplug" PIIX4 PM property and uses this definition at all places that were formally using the string value. Signed-off-by: Ani Sinha <ani@anisinha.ca> Message-Id: <20210816083214.105740-1-ani@anisinha.ca> Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
204 lines
6.3 KiB
C
204 lines
6.3 KiB
C
#ifndef QEMU_HW_ACPI_H
|
|
#define QEMU_HW_ACPI_H
|
|
|
|
/*
|
|
* Copyright (c) 2009 Isaku Yamahata <yamahata at valinux co jp>
|
|
* VA Linux Systems Japan K.K.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see
|
|
* <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "qemu/notify.h"
|
|
#include "exec/memory.h"
|
|
#include "hw/acpi/acpi_dev_interface.h"
|
|
|
|
/*
|
|
* current device naming scheme supports up to 256 memory devices
|
|
*/
|
|
#define ACPI_MAX_RAM_SLOTS 256
|
|
|
|
/* from linux include/acpi/actype.h */
|
|
/* Default ACPI register widths */
|
|
|
|
#define ACPI_GPE_REGISTER_WIDTH 8
|
|
#define ACPI_PM1_REGISTER_WIDTH 16
|
|
#define ACPI_PM2_REGISTER_WIDTH 8
|
|
#define ACPI_PM_TIMER_WIDTH 32
|
|
|
|
/* PC-style peripherals (also used by other machines). */
|
|
#define ACPI_PM_PROP_S3_DISABLED "disable_s3"
|
|
#define ACPI_PM_PROP_S4_DISABLED "disable_s4"
|
|
#define ACPI_PM_PROP_S4_VAL "s4_val"
|
|
#define ACPI_PM_PROP_SCI_INT "sci_int"
|
|
#define ACPI_PM_PROP_ACPI_ENABLE_CMD "acpi_enable_cmd"
|
|
#define ACPI_PM_PROP_ACPI_DISABLE_CMD "acpi_disable_cmd"
|
|
#define ACPI_PM_PROP_PM_IO_BASE "pm_io_base"
|
|
#define ACPI_PM_PROP_GPE0_BLK "gpe0_blk"
|
|
#define ACPI_PM_PROP_GPE0_BLK_LEN "gpe0_blk_len"
|
|
#define ACPI_PM_PROP_ACPI_PCIHP_BRIDGE "acpi-pci-hotplug-with-bridge-support"
|
|
#define ACPI_PM_PROP_ACPI_PCI_ROOTHP "acpi-root-pci-hotplug"
|
|
|
|
/* PM Timer ticks per second (HZ) */
|
|
#define PM_TIMER_FREQUENCY 3579545
|
|
|
|
|
|
/* ACPI fixed hardware registers */
|
|
|
|
/* from linux/drivers/acpi/acpica/aclocal.h */
|
|
/* Masks used to access the bit_registers */
|
|
|
|
/* PM1x_STS */
|
|
#define ACPI_BITMASK_TIMER_STATUS 0x0001
|
|
#define ACPI_BITMASK_BUS_MASTER_STATUS 0x0010
|
|
#define ACPI_BITMASK_GLOBAL_LOCK_STATUS 0x0020
|
|
#define ACPI_BITMASK_POWER_BUTTON_STATUS 0x0100
|
|
#define ACPI_BITMASK_SLEEP_BUTTON_STATUS 0x0200
|
|
#define ACPI_BITMASK_RT_CLOCK_STATUS 0x0400
|
|
#define ACPI_BITMASK_PCIEXP_WAKE_STATUS 0x4000 /* ACPI 3.0 */
|
|
#define ACPI_BITMASK_WAKE_STATUS 0x8000
|
|
|
|
#define ACPI_BITMASK_ALL_FIXED_STATUS (\
|
|
ACPI_BITMASK_TIMER_STATUS | \
|
|
ACPI_BITMASK_BUS_MASTER_STATUS | \
|
|
ACPI_BITMASK_GLOBAL_LOCK_STATUS | \
|
|
ACPI_BITMASK_POWER_BUTTON_STATUS | \
|
|
ACPI_BITMASK_SLEEP_BUTTON_STATUS | \
|
|
ACPI_BITMASK_RT_CLOCK_STATUS | \
|
|
ACPI_BITMASK_WAKE_STATUS)
|
|
|
|
/* PM1x_EN */
|
|
#define ACPI_BITMASK_TIMER_ENABLE 0x0001
|
|
#define ACPI_BITMASK_GLOBAL_LOCK_ENABLE 0x0020
|
|
#define ACPI_BITMASK_POWER_BUTTON_ENABLE 0x0100
|
|
#define ACPI_BITMASK_SLEEP_BUTTON_ENABLE 0x0200
|
|
#define ACPI_BITMASK_RT_CLOCK_ENABLE 0x0400
|
|
#define ACPI_BITMASK_PCIEXP_WAKE_DISABLE 0x4000 /* ACPI 3.0 */
|
|
|
|
#define ACPI_BITMASK_PM1_COMMON_ENABLED ( \
|
|
ACPI_BITMASK_RT_CLOCK_ENABLE | \
|
|
ACPI_BITMASK_POWER_BUTTON_ENABLE | \
|
|
ACPI_BITMASK_GLOBAL_LOCK_ENABLE | \
|
|
ACPI_BITMASK_TIMER_ENABLE)
|
|
|
|
/* PM1x_CNT */
|
|
#define ACPI_BITMASK_SCI_ENABLE 0x0001
|
|
#define ACPI_BITMASK_BUS_MASTER_RLD 0x0002
|
|
#define ACPI_BITMASK_GLOBAL_LOCK_RELEASE 0x0004
|
|
#define ACPI_BITMASK_SLEEP_TYPE 0x1C00
|
|
#define ACPI_BITMASK_SLEEP_ENABLE 0x2000
|
|
|
|
/* PM2_CNT */
|
|
#define ACPI_BITMASK_ARB_DISABLE 0x0001
|
|
|
|
/* structs */
|
|
typedef struct ACPIPMTimer ACPIPMTimer;
|
|
typedef struct ACPIPM1EVT ACPIPM1EVT;
|
|
typedef struct ACPIPM1CNT ACPIPM1CNT;
|
|
typedef struct ACPIGPE ACPIGPE;
|
|
typedef struct ACPIREGS ACPIREGS;
|
|
|
|
typedef void (*acpi_update_sci_fn)(ACPIREGS *ar);
|
|
|
|
struct ACPIPMTimer {
|
|
QEMUTimer *timer;
|
|
MemoryRegion io;
|
|
int64_t overflow_time;
|
|
|
|
acpi_update_sci_fn update_sci;
|
|
};
|
|
|
|
struct ACPIPM1EVT {
|
|
MemoryRegion io;
|
|
uint16_t sts;
|
|
uint16_t en;
|
|
acpi_update_sci_fn update_sci;
|
|
};
|
|
|
|
struct ACPIPM1CNT {
|
|
MemoryRegion io;
|
|
uint16_t cnt;
|
|
uint8_t s4_val;
|
|
bool acpi_only;
|
|
};
|
|
|
|
struct ACPIGPE {
|
|
uint8_t len;
|
|
|
|
uint8_t *sts;
|
|
uint8_t *en;
|
|
};
|
|
|
|
struct ACPIREGS {
|
|
ACPIPMTimer tmr;
|
|
ACPIGPE gpe;
|
|
struct {
|
|
ACPIPM1EVT evt;
|
|
ACPIPM1CNT cnt;
|
|
} pm1;
|
|
Notifier wakeup;
|
|
};
|
|
|
|
/* PM_TMR */
|
|
void acpi_pm_tmr_update(ACPIREGS *ar, bool enable);
|
|
void acpi_pm_tmr_calc_overflow_time(ACPIREGS *ar);
|
|
void acpi_pm_tmr_init(ACPIREGS *ar, acpi_update_sci_fn update_sci,
|
|
MemoryRegion *parent);
|
|
void acpi_pm_tmr_reset(ACPIREGS *ar);
|
|
|
|
/* PM1a_EVT: piix and ich9 don't implement PM1b. */
|
|
uint16_t acpi_pm1_evt_get_sts(ACPIREGS *ar);
|
|
void acpi_pm1_evt_power_down(ACPIREGS *ar);
|
|
void acpi_pm1_evt_reset(ACPIREGS *ar);
|
|
void acpi_pm1_evt_init(ACPIREGS *ar, acpi_update_sci_fn update_sci,
|
|
MemoryRegion *parent);
|
|
|
|
/* PM1a_CNT: piix and ich9 don't implement PM1b CNT. */
|
|
void acpi_pm1_cnt_init(ACPIREGS *ar, MemoryRegion *parent,
|
|
bool disable_s3, bool disable_s4, uint8_t s4_val,
|
|
bool acpi_only);
|
|
void acpi_pm1_cnt_update(ACPIREGS *ar,
|
|
bool sci_enable, bool sci_disable);
|
|
void acpi_pm1_cnt_reset(ACPIREGS *ar);
|
|
|
|
/* GPE0 */
|
|
void acpi_gpe_init(ACPIREGS *ar, uint8_t len);
|
|
void acpi_gpe_reset(ACPIREGS *ar);
|
|
|
|
void acpi_gpe_ioport_writeb(ACPIREGS *ar, uint32_t addr, uint32_t val);
|
|
uint32_t acpi_gpe_ioport_readb(ACPIREGS *ar, uint32_t addr);
|
|
|
|
void acpi_send_gpe_event(ACPIREGS *ar, qemu_irq irq,
|
|
AcpiEventStatusBits status);
|
|
|
|
void acpi_update_sci(ACPIREGS *acpi_regs, qemu_irq irq);
|
|
|
|
/* acpi.c */
|
|
extern char unsigned *acpi_tables;
|
|
extern size_t acpi_tables_len;
|
|
|
|
uint8_t *acpi_table_first(void);
|
|
uint8_t *acpi_table_next(uint8_t *current);
|
|
unsigned acpi_table_len(void *current);
|
|
void acpi_table_add(const QemuOpts *opts, Error **errp);
|
|
|
|
typedef struct AcpiSlicOem AcpiSlicOem;
|
|
struct AcpiSlicOem {
|
|
char *id;
|
|
char *table_id;
|
|
};
|
|
int acpi_get_slic_oem(AcpiSlicOem *oem);
|
|
|
|
#endif /* QEMU_HW_ACPI_H */
|