8f09231631
The PBA bridge unit (Power Bus Access) connects the OCC (On Chip Controller) to the Power bus and System Memory. The PBA is used to gather sensor data, for power management, for sleep states, for initial boot, among other things. The PBA logic provides a set of four registers PowerBus Access Base Address Registers (PBABAR0..3) which map the OCC address space to the PowerBus space. These registers are setup by the initial FW and define the PowerBus Range of system memory that can be accessed by PBA. The current modeling of the PBABAR registers is done under the common XSCOM handlers. We introduce a specific XSCOM regions for these registers and fix : - BAR sizes and BAR masks - The mapping of the OCC common area. It is common to all chips and should be mapped once. We will address per-OCC area in the next change. - OCC common area is in BAR 3 on P8 Inspired by previous work of Balamuruhan S <bala24@linux.ibm.com> Signed-off-by: Cédric Le Goater <clg@kaod.org> Message-Id: <20191211082912.2625-2-clg@kaod.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
57 lines
1.7 KiB
C
57 lines
1.7 KiB
C
/*
|
|
* QEMU PowerPC PowerNV Emulation of a few HOMER related registers
|
|
*
|
|
* Copyright (c) 2019, IBM Corporation.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef PPC_PNV_HOMER_H
|
|
#define PPC_PNV_HOMER_H
|
|
|
|
#include "hw/ppc/pnv.h"
|
|
|
|
#define TYPE_PNV_HOMER "pnv-homer"
|
|
#define PNV_HOMER(obj) OBJECT_CHECK(PnvHomer, (obj), TYPE_PNV_HOMER)
|
|
#define TYPE_PNV8_HOMER TYPE_PNV_HOMER "-POWER8"
|
|
#define PNV8_HOMER(obj) OBJECT_CHECK(PnvHomer, (obj), TYPE_PNV8_HOMER)
|
|
#define TYPE_PNV9_HOMER TYPE_PNV_HOMER "-POWER9"
|
|
#define PNV9_HOMER(obj) OBJECT_CHECK(PnvHomer, (obj), TYPE_PNV9_HOMER)
|
|
|
|
typedef struct PnvHomer {
|
|
DeviceState parent;
|
|
|
|
struct PnvChip *chip;
|
|
MemoryRegion pba_regs;
|
|
MemoryRegion regs;
|
|
} PnvHomer;
|
|
|
|
#define PNV_HOMER_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(PnvHomerClass, (klass), TYPE_PNV_HOMER)
|
|
#define PNV_HOMER_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(PnvHomerClass, (obj), TYPE_PNV_HOMER)
|
|
|
|
typedef struct PnvHomerClass {
|
|
DeviceClass parent_class;
|
|
|
|
int pba_size;
|
|
const MemoryRegionOps *pba_ops;
|
|
int homer_size;
|
|
const MemoryRegionOps *homer_ops;
|
|
|
|
hwaddr core_max_base;
|
|
} PnvHomerClass;
|
|
|
|
#endif /* PPC_PNV_HOMER_H */
|