dd673288a8
MP initialization protocol differs between cpu families, and for P6 and
onward models it is up to CPU to decide if it will be BSP using this
protocol, so try to model this. However there is no point in implementing
MP initialization protocol in qemu. Thus first CPU is always marked as BSP.
This patch:
- moves decision to designate BSP from board into cpu, making cpu
self-sufficient in this regard. Later it will allow to cleanup hw/pc.c
and remove cpu_reset and wrappers from there.
- stores flag that CPU is BSP in IA32_APIC_BASE to model behavior
described in Inted SDM vol 3a part 1 chapter 8.4.1
- uses MSR_IA32_APICBASE_BSP flag in apic_base for checking if cpu is BSP
patch is based on Jan Kiszka's proposal:
http://thread.gmane.org/gmane.comp.emulators.qemu/100806
Signed-off-by: Igor Mammedov <imammedo@redhat.com>
Signed-off-by: Anthony Liguori <aliguori@us.ibm.com>
33 lines
1 KiB
C
33 lines
1 KiB
C
#ifndef APIC_H
|
|
#define APIC_H
|
|
|
|
#include "qemu-common.h"
|
|
|
|
/* apic.c */
|
|
void apic_deliver_irq(uint8_t dest, uint8_t dest_mode, uint8_t delivery_mode,
|
|
uint8_t vector_num, uint8_t trigger_mode);
|
|
int apic_accept_pic_intr(DeviceState *s);
|
|
void apic_deliver_pic_intr(DeviceState *s, int level);
|
|
void apic_deliver_nmi(DeviceState *d);
|
|
int apic_get_interrupt(DeviceState *s);
|
|
void apic_reset_irq_delivered(void);
|
|
int apic_get_irq_delivered(void);
|
|
void cpu_set_apic_base(DeviceState *s, uint64_t val);
|
|
uint64_t cpu_get_apic_base(DeviceState *s);
|
|
void cpu_set_apic_tpr(DeviceState *s, uint8_t val);
|
|
uint8_t cpu_get_apic_tpr(DeviceState *s);
|
|
void apic_init_reset(DeviceState *s);
|
|
void apic_sipi(DeviceState *s);
|
|
void apic_handle_tpr_access_report(DeviceState *d, target_ulong ip,
|
|
TPRAccess access);
|
|
void apic_poll_irq(DeviceState *d);
|
|
void apic_designate_bsp(DeviceState *d);
|
|
|
|
/* pc.c */
|
|
DeviceState *cpu_get_current_apic(void);
|
|
|
|
/* cpu.c */
|
|
bool cpu_is_bsp(X86CPU *cpu);
|
|
|
|
#endif
|