Nathaniel Graff b9d1848ebe sifive_prci: Read and write PRCI registers ... Writes to the SiFive PRCI registers are preserved while leaving the ready bits set for the HFX/HFR oscillators and the lock bit set for the PLL. Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com> Reviewed-by: Michael Clark <mjc@sifive.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>		2019-06-23 23:44:41 -07:00
..
Kconfig	kconfig: add CONFIG_MSI_NONBROKEN	2019-03-18 09:39:57 +01:00
Makefile.objs	SiFive RISC-V GPIO Device	2019-05-24 11:58:30 -07:00
riscv_hart.c	Include qemu/module.h where needed, drop it from qemu-common.h	2019-06-12 13:18:33 +02:00
riscv_htif.c	hw: Do not include "exec/address-spaces.h" if it is not necessary	2018-06-01 14:15:10 +02:00
sifive_clint.c	Include qemu/module.h where needed, drop it from qemu-common.h	2019-06-12 13:18:33 +02:00
sifive_e.c	SiFive RISC-V GPIO Device	2019-05-24 11:58:30 -07:00
sifive_gpio.c	SiFive RISC-V GPIO Device	2019-05-24 11:58:30 -07:00
sifive_plic.c	Include qemu/module.h where needed, drop it from qemu-common.h	2019-06-12 13:18:33 +02:00
sifive_prci.c	sifive_prci: Read and write PRCI registers	2019-06-23 23:44:41 -07:00
sifive_test.c	Include qemu/module.h where needed, drop it from qemu-common.h	2019-06-12 13:18:33 +02:00
sifive_u.c	riscv: sifive_u: Correct UART0's IRQ in the device tree	2019-03-19 05:18:42 -07:00
sifive_uart.c	riscv: sifive_uart: Generate TX interrupt	2019-03-19 05:18:28 -07:00
spike.c	riscv: spike: Add a generic spike machine	2019-05-24 12:09:24 -07:00
trace-events	SiFive RISC-V GPIO Device	2019-05-24 11:58:30 -07:00
virt.c	riscv: virt: Allow specifying a CPU via commandline	2019-05-24 12:09:23 -07:00