..
cpu-param.h
tcg: Split out target/arch/cpu-param.h
2019-06-10 07:03:34 -07:00
cpu.c
target/openrisc: Move VR, UPR, DMMCFGR, IMMCFGR to cpu init
2019-09-04 12:48:43 -07:00
cpu.h
target/openrisc: Move VR, UPR, DMMCFGR, IMMCFGR to cpu init
2019-09-04 12:48:43 -07:00
disas.c
Include qemu-common.h exactly where needed
2019-06-12 13:20:20 +02:00
exception.c
target/openrisc: Fix LGPL information in the file headers
2019-05-08 17:45:54 +02:00
exception.h
Include qemu-common.h exactly where needed
2019-06-12 13:20:20 +02:00
exception_helper.c
target/openrisc: Use env_cpu, env_archcpu
2019-06-10 07:03:42 -07:00
fpu_helper.c
target/openrisc: Fix LGPL information in the file headers
2019-05-08 17:45:54 +02:00
gdbstub.c
Include qemu-common.h exactly where needed
2019-06-12 13:20:20 +02:00
helper.h
target/openrisc: Fix LGPL version number
2019-01-30 11:01:36 +01:00
insns.decode
target/openrisc: Fix LGPL information in the file headers
2019-05-08 17:45:54 +02:00
interrupt.c
Include qemu-common.h exactly where needed
2019-06-12 13:20:20 +02:00
interrupt_helper.c
target/openrisc: Fix LGPL version number
2019-01-30 11:01:36 +01:00
machine.c
Include hw/boards.h a bit less
2019-08-16 13:31:53 +02:00
Makefile.objs
target/openrisc: Merge mmu_helper.c into mmu.c
2018-07-03 00:05:28 +09:00
mmu.c
Include qemu-common.h exactly where needed
2019-06-12 13:20:20 +02:00
sys_helper.c
target/openrisc: Move VR, UPR, DMMCFGR, IMMCFGR to cpu init
2019-09-04 12:48:43 -07:00
translate.c
target/openrisc: Cache R0 in DisasContext
2019-09-04 12:48:12 -07:00