dd97ef044a
This machine correctly defines its default_cpu_type to cortex-m3
and report an error if the user requested another cpu_type,
however it does not exit, and this can confuse users trying
to use another core:
$ qemu-system-arm -M emcraft-sf2 -cpu cortex-m4 -kernel test-m4.elf
qemu-system-arm: This board can only be used with CPU cortex-m3-arm-cpu
[output related to M3 core ...]
The CPU is indeed a M3 core:
(qemu) info qom-tree
/machine (emcraft-sf2-machine)
/unattached (container)
/device[0] (msf2-soc)
/armv7m (armv7m)
/cpu (cortex-m3-arm-cpu)
Add the missing exit() call to return to the shell.
Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Eduardo Habkost <ehabkost@redhat.com>
Message-id: 20190617160136.29930-1-philmd@redhat.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
107 lines
3.9 KiB
C
107 lines
3.9 KiB
C
/*
|
|
* SmartFusion2 SOM starter kit(from Emcraft) emulation.
|
|
*
|
|
* Copyright (c) 2017 Subbaraya Sundeep <sundeep.lkml@gmail.com>
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "qemu/units.h"
|
|
#include "qapi/error.h"
|
|
#include "qemu/error-report.h"
|
|
#include "hw/boards.h"
|
|
#include "hw/arm/boot.h"
|
|
#include "exec/address-spaces.h"
|
|
#include "hw/arm/msf2-soc.h"
|
|
#include "cpu.h"
|
|
|
|
#define DDR_BASE_ADDRESS 0xA0000000
|
|
#define DDR_SIZE (64 * MiB)
|
|
|
|
#define M2S010_ENVM_SIZE (256 * KiB)
|
|
#define M2S010_ESRAM_SIZE (64 * KiB)
|
|
|
|
static void emcraft_sf2_s2s010_init(MachineState *machine)
|
|
{
|
|
DeviceState *dev;
|
|
DeviceState *spi_flash;
|
|
MSF2State *soc;
|
|
MachineClass *mc = MACHINE_GET_CLASS(machine);
|
|
DriveInfo *dinfo = drive_get_next(IF_MTD);
|
|
qemu_irq cs_line;
|
|
SSIBus *spi_bus;
|
|
MemoryRegion *sysmem = get_system_memory();
|
|
MemoryRegion *ddr = g_new(MemoryRegion, 1);
|
|
|
|
if (strcmp(machine->cpu_type, mc->default_cpu_type) != 0) {
|
|
error_report("This board can only be used with CPU %s",
|
|
mc->default_cpu_type);
|
|
exit(1);
|
|
}
|
|
|
|
memory_region_init_ram(ddr, NULL, "ddr-ram", DDR_SIZE,
|
|
&error_fatal);
|
|
memory_region_add_subregion(sysmem, DDR_BASE_ADDRESS, ddr);
|
|
|
|
dev = qdev_create(NULL, TYPE_MSF2_SOC);
|
|
qdev_prop_set_string(dev, "part-name", "M2S010");
|
|
qdev_prop_set_string(dev, "cpu-type", mc->default_cpu_type);
|
|
|
|
qdev_prop_set_uint64(dev, "eNVM-size", M2S010_ENVM_SIZE);
|
|
qdev_prop_set_uint64(dev, "eSRAM-size", M2S010_ESRAM_SIZE);
|
|
|
|
/*
|
|
* CPU clock and peripheral clocks(APB0, APB1)are configurable
|
|
* in Libero. CPU clock is divided by APB0 and APB1 divisors for
|
|
* peripherals. Emcraft's SoM kit comes with these settings by default.
|
|
*/
|
|
qdev_prop_set_uint32(dev, "m3clk", 142 * 1000000);
|
|
qdev_prop_set_uint32(dev, "apb0div", 2);
|
|
qdev_prop_set_uint32(dev, "apb1div", 2);
|
|
|
|
object_property_set_bool(OBJECT(dev), true, "realized", &error_fatal);
|
|
|
|
soc = MSF2_SOC(dev);
|
|
|
|
/* Attach SPI flash to SPI0 controller */
|
|
spi_bus = (SSIBus *)qdev_get_child_bus(dev, "spi0");
|
|
spi_flash = ssi_create_slave_no_init(spi_bus, "s25sl12801");
|
|
qdev_prop_set_uint8(spi_flash, "spansion-cr2nv", 1);
|
|
if (dinfo) {
|
|
qdev_prop_set_drive(spi_flash, "drive", blk_by_legacy_dinfo(dinfo),
|
|
&error_fatal);
|
|
}
|
|
qdev_init_nofail(spi_flash);
|
|
cs_line = qdev_get_gpio_in_named(spi_flash, SSI_GPIO_CS, 0);
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&soc->spi[0]), 1, cs_line);
|
|
|
|
armv7m_load_kernel(ARM_CPU(first_cpu), machine->kernel_filename,
|
|
soc->envm_size);
|
|
}
|
|
|
|
static void emcraft_sf2_machine_init(MachineClass *mc)
|
|
{
|
|
mc->desc = "SmartFusion2 SOM kit from Emcraft (M2S010)";
|
|
mc->init = emcraft_sf2_s2s010_init;
|
|
mc->default_cpu_type = ARM_CPU_TYPE_NAME("cortex-m3");
|
|
}
|
|
|
|
DEFINE_MACHINE("emcraft-sf2", emcraft_sf2_machine_init)
|