5d62c43a17
KVM performs TPR raising asynchronously to QEMU, specifically outside QEMU's global lock. When an interrupt is injected into the APIC and TPR is checked to decide if this can be delivered, a stale TPR value may be used, causing spurious interrupts in the end. Fix this by deferring apic_update_irq to the context of the target VCPU. We introduce a new interrupt flag for this, CPU_INTERRUPT_POLL. When it is set, the VCPU calls apic_poll_irq before checking for further pending interrupts. To avoid special-casing KVM, we also implement this logic for TCG mode. Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com> Signed-off-by: Avi Kivity <avi@redhat.com>
30 lines
975 B
C
30 lines
975 B
C
#ifndef APIC_H
|
|
#define APIC_H
|
|
|
|
#include "qemu-common.h"
|
|
|
|
/* apic.c */
|
|
void apic_deliver_irq(uint8_t dest, uint8_t dest_mode, uint8_t delivery_mode,
|
|
uint8_t vector_num, uint8_t trigger_mode);
|
|
int apic_accept_pic_intr(DeviceState *s);
|
|
void apic_deliver_pic_intr(DeviceState *s, int level);
|
|
void apic_deliver_nmi(DeviceState *d);
|
|
int apic_get_interrupt(DeviceState *s);
|
|
void apic_reset_irq_delivered(void);
|
|
int apic_get_irq_delivered(void);
|
|
void cpu_set_apic_base(DeviceState *s, uint64_t val);
|
|
uint64_t cpu_get_apic_base(DeviceState *s);
|
|
void cpu_set_apic_tpr(DeviceState *s, uint8_t val);
|
|
uint8_t cpu_get_apic_tpr(DeviceState *s);
|
|
void apic_init_reset(DeviceState *s);
|
|
void apic_sipi(DeviceState *s);
|
|
void apic_handle_tpr_access_report(DeviceState *d, target_ulong ip,
|
|
TPRAccess access);
|
|
void apic_poll_irq(DeviceState *d);
|
|
|
|
/* pc.c */
|
|
int cpu_is_bsp(CPUX86State *env);
|
|
DeviceState *cpu_get_current_apic(void);
|
|
|
|
#endif
|