2009-05-19 17:17:58 +02:00
|
|
|
#ifndef CPU_COMMON_H
|
2016-06-29 15:29:06 +02:00
|
|
|
#define CPU_COMMON_H
|
2009-05-19 17:17:58 +02:00
|
|
|
|
2011-11-22 11:06:26 +01:00
|
|
|
/* CPU interfaces that are target independent. */
|
2009-05-19 17:17:58 +02:00
|
|
|
|
2013-05-28 14:02:38 +02:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
2012-12-17 18:19:49 +01:00
|
|
|
#include "exec/hwaddr.h"
|
2013-05-28 14:02:38 +02:00
|
|
|
#endif
|
2010-04-01 19:57:10 +02:00
|
|
|
|
2017-08-05 05:46:31 +02:00
|
|
|
/* The CPU list lock nests outside page_(un)lock or mmap_(un)lock */
|
2016-08-28 03:45:14 +02:00
|
|
|
void qemu_init_cpu_list(void);
|
|
|
|
void cpu_list_lock(void);
|
|
|
|
void cpu_list_unlock(void);
|
|
|
|
|
2017-06-26 07:22:55 +02:00
|
|
|
void tcg_flush_softmmu_tlb(CPUState *cs);
|
|
|
|
|
2020-10-06 09:05:29 +02:00
|
|
|
void tcg_iommu_init_notifier_list(CPUState *cpu);
|
|
|
|
void tcg_iommu_free_notifier_list(CPUState *cpu);
|
|
|
|
|
2010-03-12 17:54:58 +01:00
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
|
2010-12-08 12:05:36 +01:00
|
|
|
enum device_endian {
|
|
|
|
DEVICE_NATIVE_ENDIAN,
|
|
|
|
DEVICE_BIG_ENDIAN,
|
|
|
|
DEVICE_LITTLE_ENDIAN,
|
|
|
|
};
|
|
|
|
|
2017-02-27 05:52:44 +01:00
|
|
|
#if defined(HOST_WORDS_BIGENDIAN)
|
|
|
|
#define DEVICE_HOST_ENDIAN DEVICE_BIG_ENDIAN
|
|
|
|
#else
|
|
|
|
#define DEVICE_HOST_ENDIAN DEVICE_LITTLE_ENDIAN
|
|
|
|
#endif
|
|
|
|
|
2009-05-19 17:17:58 +02:00
|
|
|
/* address in the RAM (different from a physical address) */
|
2012-10-04 12:36:04 +02:00
|
|
|
#if defined(CONFIG_XEN_BACKEND)
|
2011-07-20 10:17:42 +02:00
|
|
|
typedef uint64_t ram_addr_t;
|
|
|
|
# define RAM_ADDR_MAX UINT64_MAX
|
|
|
|
# define RAM_ADDR_FMT "%" PRIx64
|
|
|
|
#else
|
2012-03-02 23:30:02 +01:00
|
|
|
typedef uintptr_t ram_addr_t;
|
|
|
|
# define RAM_ADDR_MAX UINTPTR_MAX
|
|
|
|
# define RAM_ADDR_FMT "%" PRIxPTR
|
2011-07-20 10:17:42 +02:00
|
|
|
#endif
|
2009-05-19 17:17:58 +02:00
|
|
|
|
2014-05-14 11:43:05 +02:00
|
|
|
extern ram_addr_t ram_size;
|
|
|
|
|
2009-05-19 17:17:58 +02:00
|
|
|
/* memory API */
|
|
|
|
|
2011-03-02 08:56:19 +01:00
|
|
|
void qemu_ram_remap(ram_addr_t addr, ram_addr_t length);
|
2009-05-19 17:17:58 +02:00
|
|
|
/* This should not be used by devices. */
|
2016-03-25 12:55:08 +01:00
|
|
|
ram_addr_t qemu_ram_addr_from_host(void *ptr);
|
2015-11-05 19:10:33 +01:00
|
|
|
RAMBlock *qemu_ram_block_by_name(const char *name);
|
2015-11-05 19:10:32 +01:00
|
|
|
RAMBlock *qemu_ram_block_from_host(void *ptr, bool round_offset,
|
2016-05-26 10:07:50 +02:00
|
|
|
ram_addr_t *offset);
|
2018-03-12 18:20:57 +01:00
|
|
|
ram_addr_t qemu_ram_block_host_offset(RAMBlock *rb, void *host);
|
2016-05-10 04:04:59 +02:00
|
|
|
void qemu_ram_set_idstr(RAMBlock *block, const char *name, DeviceState *dev);
|
|
|
|
void qemu_ram_unset_idstr(RAMBlock *block);
|
2015-11-05 19:10:32 +01:00
|
|
|
const char *qemu_ram_get_idstr(RAMBlock *rb);
|
2019-02-15 18:45:44 +01:00
|
|
|
void *qemu_ram_get_host_addr(RAMBlock *rb);
|
|
|
|
ram_addr_t qemu_ram_get_offset(RAMBlock *rb);
|
|
|
|
ram_addr_t qemu_ram_get_used_length(RAMBlock *rb);
|
2017-03-07 19:36:36 +01:00
|
|
|
bool qemu_ram_is_shared(RAMBlock *rb);
|
2018-03-12 18:20:58 +01:00
|
|
|
bool qemu_ram_is_uf_zeroable(RAMBlock *rb);
|
|
|
|
void qemu_ram_set_uf_zeroable(RAMBlock *rb);
|
2018-05-14 08:57:00 +02:00
|
|
|
bool qemu_ram_is_migratable(RAMBlock *rb);
|
|
|
|
void qemu_ram_set_migratable(RAMBlock *rb);
|
|
|
|
void qemu_ram_unset_migratable(RAMBlock *rb);
|
2018-03-12 18:20:58 +01:00
|
|
|
|
2016-09-29 21:09:37 +02:00
|
|
|
size_t qemu_ram_pagesize(RAMBlock *block);
|
2017-02-24 19:28:34 +01:00
|
|
|
size_t qemu_ram_pagesize_largest(void);
|
2009-05-19 17:17:58 +02:00
|
|
|
|
2020-02-19 20:02:11 +01:00
|
|
|
void cpu_physical_memory_rw(hwaddr addr, void *buf,
|
2020-02-19 20:32:30 +01:00
|
|
|
hwaddr len, bool is_write);
|
2012-10-23 12:30:10 +02:00
|
|
|
static inline void cpu_physical_memory_read(hwaddr addr,
|
2019-01-17 13:49:01 +01:00
|
|
|
void *buf, hwaddr len)
|
2009-05-19 17:17:58 +02:00
|
|
|
{
|
2020-02-19 20:20:42 +01:00
|
|
|
cpu_physical_memory_rw(addr, buf, len, false);
|
2009-05-19 17:17:58 +02:00
|
|
|
}
|
2012-10-23 12:30:10 +02:00
|
|
|
static inline void cpu_physical_memory_write(hwaddr addr,
|
2019-01-17 13:49:01 +01:00
|
|
|
const void *buf, hwaddr len)
|
2009-05-19 17:17:58 +02:00
|
|
|
{
|
2020-02-19 20:20:42 +01:00
|
|
|
cpu_physical_memory_rw(addr, (void *)buf, len, true);
|
2009-05-19 17:17:58 +02:00
|
|
|
}
|
2012-10-23 12:30:10 +02:00
|
|
|
void *cpu_physical_memory_map(hwaddr addr,
|
|
|
|
hwaddr *plen,
|
2020-02-19 20:32:30 +01:00
|
|
|
bool is_write);
|
2012-10-23 12:30:10 +02:00
|
|
|
void cpu_physical_memory_unmap(void *buffer, hwaddr len,
|
2020-02-19 20:32:30 +01:00
|
|
|
bool is_write, hwaddr access_len);
|
2015-03-16 10:03:37 +01:00
|
|
|
void cpu_register_map_client(QEMUBH *bh);
|
|
|
|
void cpu_unregister_map_client(QEMUBH *bh);
|
2009-05-19 17:17:58 +02:00
|
|
|
|
2012-10-23 12:30:10 +02:00
|
|
|
bool cpu_physical_memory_is_io(hwaddr phys_addr);
|
2012-05-07 06:04:18 +02:00
|
|
|
|
2010-03-21 20:47:13 +01:00
|
|
|
/* Coalesced MMIO regions are areas where write operations can be reordered.
|
|
|
|
* This usually implies that write operations are side-effect free. This allows
|
|
|
|
* batching which can make a major impact on performance when using
|
|
|
|
* virtualization.
|
|
|
|
*/
|
|
|
|
void qemu_flush_coalesced_mmio_buffer(void);
|
|
|
|
|
2019-01-17 13:49:01 +01:00
|
|
|
void cpu_flush_icache_range(hwaddr start, hwaddr len);
|
2009-05-19 17:17:58 +02:00
|
|
|
|
2019-02-15 18:45:44 +01:00
|
|
|
typedef int (RAMBlockIterFunc)(RAMBlock *rb, void *opaque);
|
2013-06-26 03:35:34 +02:00
|
|
|
|
2015-05-21 14:24:13 +02:00
|
|
|
int qemu_ram_foreach_block(RAMBlockIterFunc func, void *opaque);
|
2017-02-24 19:28:32 +01:00
|
|
|
int ram_block_discard_range(RAMBlock *rb, uint64_t start, size_t length);
|
2013-06-26 03:35:34 +02:00
|
|
|
|
2010-03-12 17:54:58 +01:00
|
|
|
#endif
|
|
|
|
|
2016-06-29 15:29:06 +02:00
|
|
|
#endif /* CPU_COMMON_H */
|