2007-01-16 00:58:11 +01:00
|
|
|
/*
|
|
|
|
* QEMU Malta board support
|
|
|
|
*
|
|
|
|
* Copyright (c) 2006 Aurelien Jarno
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
2016-01-18 18:35:00 +01:00
|
|
|
#include "qemu/osdep.h"
|
2018-06-25 14:42:22 +02:00
|
|
|
#include "qemu/units.h"
|
2016-01-19 21:51:44 +01:00
|
|
|
#include "qemu-common.h"
|
|
|
|
#include "cpu.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/hw.h"
|
2013-02-05 17:06:20 +01:00
|
|
|
#include "hw/i386/pc.h"
|
2018-03-08 23:39:37 +01:00
|
|
|
#include "hw/isa/superio.h"
|
2018-03-08 23:39:23 +01:00
|
|
|
#include "hw/dma/i8257.h"
|
2013-02-05 17:06:20 +01:00
|
|
|
#include "hw/char/serial.h"
|
2012-10-24 08:43:34 +02:00
|
|
|
#include "net/net.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/boards.h"
|
2013-02-05 17:06:20 +01:00
|
|
|
#include "hw/i2c/smbus.h"
|
|
|
|
#include "hw/block/flash.h"
|
|
|
|
#include "hw/mips/mips.h"
|
|
|
|
#include "hw/mips/cpudevs.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/pci/pci.h"
|
2012-12-17 18:20:04 +01:00
|
|
|
#include "sysemu/sysemu.h"
|
|
|
|
#include "sysemu/arch_init.h"
|
2012-12-17 18:20:00 +01:00
|
|
|
#include "qemu/log.h"
|
2013-02-05 17:06:20 +01:00
|
|
|
#include "hw/mips/bios.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/ide.h"
|
|
|
|
#include "hw/loader.h"
|
2009-09-20 16:58:02 +02:00
|
|
|
#include "elf.h"
|
2013-02-05 17:06:20 +01:00
|
|
|
#include "hw/timer/mc146818rtc.h"
|
|
|
|
#include "hw/timer/i8254.h"
|
2012-12-17 18:19:49 +01:00
|
|
|
#include "exec/address-spaces.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/sysbus.h" /* SysBusDevice */
|
2013-06-14 09:30:45 +02:00
|
|
|
#include "qemu/host-utils.h"
|
2013-07-29 16:05:31 +02:00
|
|
|
#include "sysemu/qtest.h"
|
2018-02-01 12:18:31 +01:00
|
|
|
#include "qapi/error.h"
|
2013-08-03 16:03:18 +02:00
|
|
|
#include "qemu/error-report.h"
|
2013-08-12 21:34:53 +02:00
|
|
|
#include "hw/empty_slot.h"
|
2014-06-18 00:10:35 +02:00
|
|
|
#include "sysemu/kvm.h"
|
2015-06-19 12:08:43 +02:00
|
|
|
#include "exec/semihost.h"
|
2016-03-15 10:59:35 +01:00
|
|
|
#include "hw/mips/cps.h"
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2008-01-04 20:11:32 +01:00
|
|
|
//#define DEBUG_BOARD_INIT
|
|
|
|
|
2010-03-14 21:20:59 +01:00
|
|
|
#define ENVP_ADDR 0x80002000l
|
2007-01-16 00:58:11 +01:00
|
|
|
#define ENVP_NB_ENTRIES 16
|
|
|
|
#define ENVP_ENTRY_SIZE 256
|
|
|
|
|
2012-01-28 06:18:18 +01:00
|
|
|
/* Hardware addresses */
|
|
|
|
#define FLASH_ADDRESS 0x1e000000ULL
|
|
|
|
#define FPGA_ADDRESS 0x1f000000ULL
|
|
|
|
#define RESET_ADDRESS 0x1fc00000ULL
|
|
|
|
|
|
|
|
#define FLASH_SIZE 0x400000
|
|
|
|
|
2007-12-02 05:51:10 +01:00
|
|
|
#define MAX_IDE_BUS 2
|
|
|
|
|
2007-01-16 00:58:11 +01:00
|
|
|
typedef struct {
|
2011-08-08 21:14:25 +02:00
|
|
|
MemoryRegion iomem;
|
|
|
|
MemoryRegion iomem_lo; /* 0 - 0x900 */
|
|
|
|
MemoryRegion iomem_hi; /* 0xa00 - 0x100000 */
|
2007-01-16 00:58:11 +01:00
|
|
|
uint32_t leds;
|
|
|
|
uint32_t brk;
|
|
|
|
uint32_t gpout;
|
2007-02-28 21:04:26 +01:00
|
|
|
uint32_t i2cin;
|
2007-01-16 00:58:11 +01:00
|
|
|
uint32_t i2coe;
|
|
|
|
uint32_t i2cout;
|
|
|
|
uint32_t i2csel;
|
2016-10-22 11:52:52 +02:00
|
|
|
CharBackend display;
|
2007-01-16 00:58:11 +01:00
|
|
|
char display_text[9];
|
2007-03-31 18:54:14 +02:00
|
|
|
SerialState *uart;
|
2016-10-22 11:52:45 +02:00
|
|
|
bool display_inited;
|
2007-01-16 00:58:11 +01:00
|
|
|
} MaltaFPGAState;
|
|
|
|
|
2013-07-27 22:19:54 +02:00
|
|
|
#define TYPE_MIPS_MALTA "mips-malta"
|
|
|
|
#define MIPS_MALTA(obj) OBJECT_CHECK(MaltaState, (obj), TYPE_MIPS_MALTA)
|
|
|
|
|
2011-11-29 06:34:48 +01:00
|
|
|
typedef struct {
|
2013-07-27 22:19:54 +02:00
|
|
|
SysBusDevice parent_obj;
|
|
|
|
|
2016-03-15 10:59:35 +01:00
|
|
|
MIPSCPSState *cps;
|
2011-11-29 06:34:48 +01:00
|
|
|
qemu_irq *i8259;
|
|
|
|
} MaltaState;
|
|
|
|
|
2011-02-13 20:54:40 +01:00
|
|
|
static ISADevice *pit;
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2007-11-09 18:52:11 +01:00
|
|
|
static struct _loaderparams {
|
2015-05-25 15:21:04 +02:00
|
|
|
int ram_size, ram_low_size;
|
2007-11-09 18:52:11 +01:00
|
|
|
const char *kernel_filename;
|
|
|
|
const char *kernel_cmdline;
|
|
|
|
const char *initrd_filename;
|
|
|
|
} loaderparams;
|
|
|
|
|
2007-01-16 00:58:11 +01:00
|
|
|
/* Malta FPGA */
|
|
|
|
static void malta_fpga_update_display(void *opaque)
|
|
|
|
{
|
|
|
|
char leds_text[9];
|
|
|
|
int i;
|
|
|
|
MaltaFPGAState *s = opaque;
|
|
|
|
|
2007-06-22 01:38:12 +02:00
|
|
|
for (i = 7 ; i >= 0 ; i--) {
|
|
|
|
if (s->leds & (1 << i))
|
|
|
|
leds_text[i] = '#';
|
|
|
|
else
|
|
|
|
leds_text[i] = ' ';
|
2007-06-09 17:44:26 +02:00
|
|
|
}
|
2007-06-22 01:38:12 +02:00
|
|
|
leds_text[8] = '\0';
|
|
|
|
|
2016-10-22 11:52:55 +02:00
|
|
|
qemu_chr_fe_printf(&s->display, "\e[H\n\n|\e[32m%-8.8s\e[00m|\r\n",
|
2016-10-22 11:52:52 +02:00
|
|
|
leds_text);
|
2016-10-22 11:52:55 +02:00
|
|
|
qemu_chr_fe_printf(&s->display, "\n\n\n\n|\e[31m%-8.8s\e[00m|",
|
2016-10-22 11:52:52 +02:00
|
|
|
s->display_text);
|
2007-01-16 00:58:11 +01:00
|
|
|
}
|
|
|
|
|
2007-02-28 21:04:26 +01:00
|
|
|
/*
|
|
|
|
* EEPROM 24C01 / 24C02 emulation.
|
|
|
|
*
|
|
|
|
* Emulation for serial EEPROMs:
|
|
|
|
* 24C01 - 1024 bit (128 x 8)
|
|
|
|
* 24C02 - 2048 bit (256 x 8)
|
|
|
|
*
|
|
|
|
* Typical device names include Microchip 24C02SC or SGS Thomson ST24C02.
|
|
|
|
*/
|
|
|
|
|
|
|
|
//~ #define DEBUG
|
|
|
|
|
|
|
|
#if defined(DEBUG)
|
2009-05-13 19:53:17 +02:00
|
|
|
# define logout(fmt, ...) fprintf(stderr, "MALTA\t%-24s" fmt, __func__, ## __VA_ARGS__)
|
2007-02-28 21:04:26 +01:00
|
|
|
#else
|
2009-05-13 19:53:17 +02:00
|
|
|
# define logout(fmt, ...) ((void)0)
|
2007-02-28 21:04:26 +01:00
|
|
|
#endif
|
|
|
|
|
2009-10-01 23:12:16 +02:00
|
|
|
struct _eeprom24c0x_t {
|
2007-02-28 21:04:26 +01:00
|
|
|
uint8_t tick;
|
|
|
|
uint8_t address;
|
|
|
|
uint8_t command;
|
|
|
|
uint8_t ack;
|
|
|
|
uint8_t scl;
|
|
|
|
uint8_t sda;
|
|
|
|
uint8_t data;
|
|
|
|
//~ uint16_t size;
|
|
|
|
uint8_t contents[256];
|
|
|
|
};
|
|
|
|
|
2009-10-01 23:12:16 +02:00
|
|
|
typedef struct _eeprom24c0x_t eeprom24c0x_t;
|
2007-02-28 21:04:26 +01:00
|
|
|
|
2013-06-14 09:30:47 +02:00
|
|
|
static eeprom24c0x_t spd_eeprom = {
|
2009-09-21 21:50:05 +02:00
|
|
|
.contents = {
|
2013-06-14 09:30:45 +02:00
|
|
|
/* 00000000: */ 0x80,0x08,0xFF,0x0D,0x0A,0xFF,0x40,0x00,
|
2007-02-28 21:04:26 +01:00
|
|
|
/* 00000008: */ 0x01,0x75,0x54,0x00,0x82,0x08,0x00,0x01,
|
2013-06-14 09:30:45 +02:00
|
|
|
/* 00000010: */ 0x8F,0x04,0x02,0x01,0x01,0x00,0x00,0x00,
|
|
|
|
/* 00000018: */ 0x00,0x00,0x00,0x14,0x0F,0x14,0x2D,0xFF,
|
2007-02-28 21:04:26 +01:00
|
|
|
/* 00000020: */ 0x15,0x08,0x15,0x08,0x00,0x00,0x00,0x00,
|
|
|
|
/* 00000028: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
/* 00000030: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
/* 00000038: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x12,0xD0,
|
|
|
|
/* 00000040: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
/* 00000048: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
/* 00000050: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
/* 00000058: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
/* 00000060: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
/* 00000068: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
/* 00000070: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
/* 00000078: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x64,0xF4,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2013-06-14 09:30:47 +02:00
|
|
|
static void generate_eeprom_spd(uint8_t *eeprom, ram_addr_t ram_size)
|
2013-06-14 09:30:45 +02:00
|
|
|
{
|
|
|
|
enum { SDR = 0x4, DDR2 = 0x8 } type;
|
2013-06-14 09:30:47 +02:00
|
|
|
uint8_t *spd = spd_eeprom.contents;
|
2013-06-14 09:30:45 +02:00
|
|
|
uint8_t nbanks = 0;
|
|
|
|
uint16_t density = 0;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
/* work in terms of MB */
|
2018-06-25 14:42:22 +02:00
|
|
|
ram_size /= MiB;
|
2013-06-14 09:30:45 +02:00
|
|
|
|
|
|
|
while ((ram_size >= 4) && (nbanks <= 2)) {
|
|
|
|
int sz_log2 = MIN(31 - clz32(ram_size), 14);
|
|
|
|
nbanks++;
|
|
|
|
density |= 1 << (sz_log2 - 2);
|
|
|
|
ram_size -= 1 << sz_log2;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* split to 2 banks if possible */
|
|
|
|
if ((nbanks == 1) && (density > 1)) {
|
|
|
|
nbanks++;
|
|
|
|
density >>= 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (density & 0xff00) {
|
|
|
|
density = (density & 0xe0) | ((density >> 8) & 0x1f);
|
|
|
|
type = DDR2;
|
|
|
|
} else if (!(density & 0x1f)) {
|
|
|
|
type = DDR2;
|
|
|
|
} else {
|
|
|
|
type = SDR;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (ram_size) {
|
2017-09-11 21:52:56 +02:00
|
|
|
warn_report("SPD cannot represent final " RAM_ADDR_FMT "MB"
|
|
|
|
" of SDRAM", ram_size);
|
2013-06-14 09:30:45 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* fill in SPD memory information */
|
|
|
|
spd[2] = type;
|
|
|
|
spd[5] = nbanks;
|
|
|
|
spd[31] = density;
|
|
|
|
|
|
|
|
/* checksum */
|
|
|
|
spd[63] = 0;
|
|
|
|
for (i = 0; i < 63; i++) {
|
|
|
|
spd[63] += spd[i];
|
|
|
|
}
|
2013-06-14 09:30:47 +02:00
|
|
|
|
|
|
|
/* copy for SMBUS */
|
|
|
|
memcpy(eeprom, spd, sizeof(spd_eeprom.contents));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void generate_eeprom_serial(uint8_t *eeprom)
|
|
|
|
{
|
|
|
|
int i, pos = 0;
|
|
|
|
uint8_t mac[6] = { 0x00 };
|
|
|
|
uint8_t sn[5] = { 0x01, 0x23, 0x45, 0x67, 0x89 };
|
|
|
|
|
|
|
|
/* version */
|
|
|
|
eeprom[pos++] = 0x01;
|
|
|
|
|
|
|
|
/* count */
|
|
|
|
eeprom[pos++] = 0x02;
|
|
|
|
|
|
|
|
/* MAC address */
|
|
|
|
eeprom[pos++] = 0x01; /* MAC */
|
|
|
|
eeprom[pos++] = 0x06; /* length */
|
|
|
|
memcpy(&eeprom[pos], mac, sizeof(mac));
|
|
|
|
pos += sizeof(mac);
|
|
|
|
|
|
|
|
/* serial number */
|
|
|
|
eeprom[pos++] = 0x02; /* serial */
|
|
|
|
eeprom[pos++] = 0x05; /* length */
|
|
|
|
memcpy(&eeprom[pos], sn, sizeof(sn));
|
|
|
|
pos += sizeof(sn);
|
|
|
|
|
|
|
|
/* checksum */
|
|
|
|
eeprom[pos] = 0;
|
|
|
|
for (i = 0; i < pos; i++) {
|
|
|
|
eeprom[pos] += eeprom[i];
|
|
|
|
}
|
2013-06-14 09:30:45 +02:00
|
|
|
}
|
|
|
|
|
2013-06-14 09:30:47 +02:00
|
|
|
static uint8_t eeprom24c0x_read(eeprom24c0x_t *eeprom)
|
2007-02-28 21:04:26 +01:00
|
|
|
{
|
|
|
|
logout("%u: scl = %u, sda = %u, data = 0x%02x\n",
|
2013-06-14 09:30:47 +02:00
|
|
|
eeprom->tick, eeprom->scl, eeprom->sda, eeprom->data);
|
|
|
|
return eeprom->sda;
|
2007-02-28 21:04:26 +01:00
|
|
|
}
|
|
|
|
|
2013-06-14 09:30:47 +02:00
|
|
|
static void eeprom24c0x_write(eeprom24c0x_t *eeprom, int scl, int sda)
|
2007-02-28 21:04:26 +01:00
|
|
|
{
|
2013-06-14 09:30:47 +02:00
|
|
|
if (eeprom->scl && scl && (eeprom->sda != sda)) {
|
2007-02-28 21:04:26 +01:00
|
|
|
logout("%u: scl = %u->%u, sda = %u->%u i2c %s\n",
|
2013-06-14 09:30:47 +02:00
|
|
|
eeprom->tick, eeprom->scl, scl, eeprom->sda, sda,
|
|
|
|
sda ? "stop" : "start");
|
2007-02-28 21:04:26 +01:00
|
|
|
if (!sda) {
|
2013-06-14 09:30:47 +02:00
|
|
|
eeprom->tick = 1;
|
|
|
|
eeprom->command = 0;
|
2007-02-28 21:04:26 +01:00
|
|
|
}
|
2013-06-14 09:30:47 +02:00
|
|
|
} else if (eeprom->tick == 0 && !eeprom->ack) {
|
2007-02-28 21:04:26 +01:00
|
|
|
/* Waiting for start. */
|
|
|
|
logout("%u: scl = %u->%u, sda = %u->%u wait for i2c start\n",
|
2013-06-14 09:30:47 +02:00
|
|
|
eeprom->tick, eeprom->scl, scl, eeprom->sda, sda);
|
|
|
|
} else if (!eeprom->scl && scl) {
|
2007-02-28 21:04:26 +01:00
|
|
|
logout("%u: scl = %u->%u, sda = %u->%u trigger bit\n",
|
2013-06-14 09:30:47 +02:00
|
|
|
eeprom->tick, eeprom->scl, scl, eeprom->sda, sda);
|
|
|
|
if (eeprom->ack) {
|
2007-02-28 21:04:26 +01:00
|
|
|
logout("\ti2c ack bit = 0\n");
|
|
|
|
sda = 0;
|
2013-06-14 09:30:47 +02:00
|
|
|
eeprom->ack = 0;
|
|
|
|
} else if (eeprom->sda == sda) {
|
2007-02-28 21:04:26 +01:00
|
|
|
uint8_t bit = (sda != 0);
|
|
|
|
logout("\ti2c bit = %d\n", bit);
|
2013-06-14 09:30:47 +02:00
|
|
|
if (eeprom->tick < 9) {
|
|
|
|
eeprom->command <<= 1;
|
|
|
|
eeprom->command += bit;
|
|
|
|
eeprom->tick++;
|
|
|
|
if (eeprom->tick == 9) {
|
|
|
|
logout("\tcommand 0x%04x, %s\n", eeprom->command,
|
|
|
|
bit ? "read" : "write");
|
|
|
|
eeprom->ack = 1;
|
2007-02-28 21:04:26 +01:00
|
|
|
}
|
2013-06-14 09:30:47 +02:00
|
|
|
} else if (eeprom->tick < 17) {
|
|
|
|
if (eeprom->command & 1) {
|
|
|
|
sda = ((eeprom->data & 0x80) != 0);
|
2007-02-28 21:04:26 +01:00
|
|
|
}
|
2013-06-14 09:30:47 +02:00
|
|
|
eeprom->address <<= 1;
|
|
|
|
eeprom->address += bit;
|
|
|
|
eeprom->tick++;
|
|
|
|
eeprom->data <<= 1;
|
|
|
|
if (eeprom->tick == 17) {
|
|
|
|
eeprom->data = eeprom->contents[eeprom->address];
|
|
|
|
logout("\taddress 0x%04x, data 0x%02x\n",
|
|
|
|
eeprom->address, eeprom->data);
|
|
|
|
eeprom->ack = 1;
|
|
|
|
eeprom->tick = 0;
|
2007-02-28 21:04:26 +01:00
|
|
|
}
|
2013-06-14 09:30:47 +02:00
|
|
|
} else if (eeprom->tick >= 17) {
|
2007-02-28 21:04:26 +01:00
|
|
|
sda = 0;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
logout("\tsda changed with raising scl\n");
|
|
|
|
}
|
|
|
|
} else {
|
2013-06-14 09:30:47 +02:00
|
|
|
logout("%u: scl = %u->%u, sda = %u->%u\n", eeprom->tick, eeprom->scl,
|
|
|
|
scl, eeprom->sda, sda);
|
2007-02-28 21:04:26 +01:00
|
|
|
}
|
2013-06-14 09:30:47 +02:00
|
|
|
eeprom->scl = scl;
|
|
|
|
eeprom->sda = sda;
|
2007-02-28 21:04:26 +01:00
|
|
|
}
|
|
|
|
|
2012-10-23 12:30:10 +02:00
|
|
|
static uint64_t malta_fpga_read(void *opaque, hwaddr addr,
|
2011-08-08 21:14:25 +02:00
|
|
|
unsigned size)
|
2007-01-16 00:58:11 +01:00
|
|
|
{
|
|
|
|
MaltaFPGAState *s = opaque;
|
|
|
|
uint32_t val = 0;
|
|
|
|
uint32_t saddr;
|
|
|
|
|
|
|
|
saddr = (addr & 0xfffff);
|
|
|
|
|
|
|
|
switch (saddr) {
|
|
|
|
|
|
|
|
/* SWITCH Register */
|
|
|
|
case 0x00200:
|
|
|
|
val = 0x00000000; /* All switches closed */
|
2009-11-14 13:10:43 +01:00
|
|
|
break;
|
2007-01-16 00:58:11 +01:00
|
|
|
|
|
|
|
/* STATUS Register */
|
|
|
|
case 0x00208:
|
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
|
|
val = 0x00000012;
|
|
|
|
#else
|
|
|
|
val = 0x00000010;
|
|
|
|
#endif
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* JMPRS Register */
|
|
|
|
case 0x00210:
|
|
|
|
val = 0x00;
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* LEDBAR Register */
|
|
|
|
case 0x00408:
|
|
|
|
val = s->leds;
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* BRKRES Register */
|
|
|
|
case 0x00508:
|
|
|
|
val = s->brk;
|
|
|
|
break;
|
|
|
|
|
2007-06-04 20:29:37 +02:00
|
|
|
/* UART Registers are handled directly by the serial device */
|
2007-03-31 18:54:14 +02:00
|
|
|
|
2007-01-16 00:58:11 +01:00
|
|
|
/* GPOUT Register */
|
|
|
|
case 0x00a00:
|
|
|
|
val = s->gpout;
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* XXX: implement a real I2C controller */
|
|
|
|
|
|
|
|
/* GPINP Register */
|
|
|
|
case 0x00a08:
|
|
|
|
/* IN = OUT until a real I2C control is implemented */
|
|
|
|
if (s->i2csel)
|
|
|
|
val = s->i2cout;
|
|
|
|
else
|
|
|
|
val = 0x00;
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* I2CINP Register */
|
|
|
|
case 0x00b00:
|
2013-06-14 09:30:47 +02:00
|
|
|
val = ((s->i2cin & ~1) | eeprom24c0x_read(&spd_eeprom));
|
2007-01-16 00:58:11 +01:00
|
|
|
break;
|
|
|
|
|
|
|
|
/* I2COE Register */
|
|
|
|
case 0x00b08:
|
|
|
|
val = s->i2coe;
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* I2COUT Register */
|
|
|
|
case 0x00b10:
|
|
|
|
val = s->i2cout;
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* I2CSEL Register */
|
|
|
|
case 0x00b18:
|
2007-02-28 21:04:26 +01:00
|
|
|
val = s->i2csel;
|
2007-01-16 00:58:11 +01:00
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
#if 0
|
2007-02-21 00:37:21 +01:00
|
|
|
printf ("malta_fpga_read: Bad register offset 0x" TARGET_FMT_lx "\n",
|
2009-11-14 13:10:43 +01:00
|
|
|
addr);
|
2007-01-16 00:58:11 +01:00
|
|
|
#endif
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
return val;
|
|
|
|
}
|
|
|
|
|
2012-10-23 12:30:10 +02:00
|
|
|
static void malta_fpga_write(void *opaque, hwaddr addr,
|
2011-08-08 21:14:25 +02:00
|
|
|
uint64_t val, unsigned size)
|
2007-01-16 00:58:11 +01:00
|
|
|
{
|
|
|
|
MaltaFPGAState *s = opaque;
|
|
|
|
uint32_t saddr;
|
|
|
|
|
|
|
|
saddr = (addr & 0xfffff);
|
|
|
|
|
|
|
|
switch (saddr) {
|
|
|
|
|
|
|
|
/* SWITCH Register */
|
|
|
|
case 0x00200:
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* JMPRS Register */
|
|
|
|
case 0x00210:
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* LEDBAR Register */
|
|
|
|
case 0x00408:
|
|
|
|
s->leds = val & 0xff;
|
2012-01-28 06:18:19 +01:00
|
|
|
malta_fpga_update_display(s);
|
2007-01-16 00:58:11 +01:00
|
|
|
break;
|
|
|
|
|
|
|
|
/* ASCIIWORD Register */
|
|
|
|
case 0x00410:
|
2011-08-08 21:14:25 +02:00
|
|
|
snprintf(s->display_text, 9, "%08X", (uint32_t)val);
|
2007-01-16 00:58:11 +01:00
|
|
|
malta_fpga_update_display(s);
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* ASCIIPOS0 to ASCIIPOS7 Registers */
|
|
|
|
case 0x00418:
|
|
|
|
case 0x00420:
|
|
|
|
case 0x00428:
|
|
|
|
case 0x00430:
|
|
|
|
case 0x00438:
|
|
|
|
case 0x00440:
|
|
|
|
case 0x00448:
|
|
|
|
case 0x00450:
|
|
|
|
s->display_text[(saddr - 0x00418) >> 3] = (char) val;
|
|
|
|
malta_fpga_update_display(s);
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* SOFTRES Register */
|
|
|
|
case 0x00500:
|
|
|
|
if (val == 0x42)
|
2017-05-15 23:41:13 +02:00
|
|
|
qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET);
|
2007-01-16 00:58:11 +01:00
|
|
|
break;
|
|
|
|
|
|
|
|
/* BRKRES Register */
|
|
|
|
case 0x00508:
|
|
|
|
s->brk = val & 0xff;
|
|
|
|
break;
|
|
|
|
|
2007-06-04 20:29:37 +02:00
|
|
|
/* UART Registers are handled directly by the serial device */
|
2007-03-31 18:54:14 +02:00
|
|
|
|
2007-01-16 00:58:11 +01:00
|
|
|
/* GPOUT Register */
|
|
|
|
case 0x00a00:
|
|
|
|
s->gpout = val & 0xff;
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* I2COE Register */
|
|
|
|
case 0x00b08:
|
|
|
|
s->i2coe = val & 0x03;
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* I2COUT Register */
|
|
|
|
case 0x00b10:
|
2013-06-14 09:30:47 +02:00
|
|
|
eeprom24c0x_write(&spd_eeprom, val & 0x02, val & 0x01);
|
2007-02-28 21:04:26 +01:00
|
|
|
s->i2cout = val;
|
2007-01-16 00:58:11 +01:00
|
|
|
break;
|
|
|
|
|
|
|
|
/* I2CSEL Register */
|
|
|
|
case 0x00b18:
|
2007-02-28 21:04:26 +01:00
|
|
|
s->i2csel = val & 0x01;
|
2007-01-16 00:58:11 +01:00
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
#if 0
|
2007-02-21 00:37:21 +01:00
|
|
|
printf ("malta_fpga_write: Bad register offset 0x" TARGET_FMT_lx "\n",
|
2009-11-14 13:10:43 +01:00
|
|
|
addr);
|
2007-01-16 00:58:11 +01:00
|
|
|
#endif
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-08-08 21:14:25 +02:00
|
|
|
static const MemoryRegionOps malta_fpga_ops = {
|
|
|
|
.read = malta_fpga_read,
|
|
|
|
.write = malta_fpga_write,
|
|
|
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
2007-01-16 00:58:11 +01:00
|
|
|
};
|
|
|
|
|
2007-11-18 02:44:38 +01:00
|
|
|
static void malta_fpga_reset(void *opaque)
|
2007-01-16 00:58:11 +01:00
|
|
|
{
|
|
|
|
MaltaFPGAState *s = opaque;
|
|
|
|
|
|
|
|
s->leds = 0x00;
|
|
|
|
s->brk = 0x0a;
|
|
|
|
s->gpout = 0x00;
|
2007-02-28 21:04:26 +01:00
|
|
|
s->i2cin = 0x3;
|
2007-01-16 00:58:11 +01:00
|
|
|
s->i2coe = 0x0;
|
|
|
|
s->i2cout = 0x3;
|
|
|
|
s->i2csel = 0x1;
|
|
|
|
|
|
|
|
s->display_text[8] = '\0';
|
|
|
|
snprintf(s->display_text, 9, " ");
|
2009-01-18 15:08:04 +01:00
|
|
|
}
|
|
|
|
|
2016-10-22 11:52:45 +02:00
|
|
|
static void malta_fgpa_display_event(void *opaque, int event)
|
2009-01-18 15:08:04 +01:00
|
|
|
{
|
2016-10-22 11:52:45 +02:00
|
|
|
MaltaFPGAState *s = opaque;
|
|
|
|
|
|
|
|
if (event == CHR_EVENT_OPENED && !s->display_inited) {
|
2016-10-22 11:52:55 +02:00
|
|
|
qemu_chr_fe_printf(&s->display, "\e[HMalta LEDBAR\r\n");
|
|
|
|
qemu_chr_fe_printf(&s->display, "+--------+\r\n");
|
|
|
|
qemu_chr_fe_printf(&s->display, "+ +\r\n");
|
|
|
|
qemu_chr_fe_printf(&s->display, "+--------+\r\n");
|
|
|
|
qemu_chr_fe_printf(&s->display, "\n");
|
|
|
|
qemu_chr_fe_printf(&s->display, "Malta ASCII\r\n");
|
|
|
|
qemu_chr_fe_printf(&s->display, "+--------+\r\n");
|
|
|
|
qemu_chr_fe_printf(&s->display, "+ +\r\n");
|
|
|
|
qemu_chr_fe_printf(&s->display, "+--------+\r\n");
|
2016-10-22 11:52:45 +02:00
|
|
|
s->display_inited = true;
|
|
|
|
}
|
2007-01-16 00:58:11 +01:00
|
|
|
}
|
|
|
|
|
2011-08-08 21:14:25 +02:00
|
|
|
static MaltaFPGAState *malta_fpga_init(MemoryRegion *address_space,
|
2016-12-07 14:20:22 +01:00
|
|
|
hwaddr base, qemu_irq uart_irq, Chardev *uart_chr)
|
2007-01-16 00:58:11 +01:00
|
|
|
{
|
|
|
|
MaltaFPGAState *s;
|
2016-12-07 14:20:22 +01:00
|
|
|
Chardev *chr;
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2011-08-21 05:09:37 +02:00
|
|
|
s = (MaltaFPGAState *)g_malloc0(sizeof(MaltaFPGAState));
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2013-06-06 11:41:28 +02:00
|
|
|
memory_region_init_io(&s->iomem, NULL, &malta_fpga_ops, s,
|
2011-08-08 21:14:25 +02:00
|
|
|
"malta-fpga", 0x100000);
|
2013-06-06 11:41:28 +02:00
|
|
|
memory_region_init_alias(&s->iomem_lo, NULL, "malta-fpga",
|
2011-08-08 21:14:25 +02:00
|
|
|
&s->iomem, 0, 0x900);
|
2013-06-06 11:41:28 +02:00
|
|
|
memory_region_init_alias(&s->iomem_hi, NULL, "malta-fpga",
|
2011-08-08 21:14:25 +02:00
|
|
|
&s->iomem, 0xa00, 0x10000-0xa00);
|
2007-03-31 18:54:14 +02:00
|
|
|
|
2011-08-08 21:14:25 +02:00
|
|
|
memory_region_add_subregion(address_space, base, &s->iomem_lo);
|
|
|
|
memory_region_add_subregion(address_space, base + 0xa00, &s->iomem_hi);
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2016-10-22 11:52:52 +02:00
|
|
|
chr = qemu_chr_new("fpga", "vc:320x200");
|
2016-10-22 11:52:55 +02:00
|
|
|
qemu_chr_fe_init(&s->display, chr, NULL);
|
|
|
|
qemu_chr_fe_set_handlers(&s->display, NULL, NULL,
|
2017-07-06 14:08:49 +02:00
|
|
|
malta_fgpa_display_event, NULL, s, NULL, true);
|
2009-01-18 15:08:04 +01:00
|
|
|
|
2011-08-12 01:07:16 +02:00
|
|
|
s->uart = serial_mm_init(address_space, base + 0x900, 3, uart_irq,
|
|
|
|
230400, uart_chr, DEVICE_NATIVE_ENDIAN);
|
2007-03-31 18:54:14 +02:00
|
|
|
|
2007-01-16 00:58:11 +01:00
|
|
|
malta_fpga_reset(s);
|
2009-06-27 09:25:07 +02:00
|
|
|
qemu_register_reset(malta_fpga_reset, s);
|
2007-01-16 00:58:11 +01:00
|
|
|
|
|
|
|
return s;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Network support */
|
2013-06-06 10:48:51 +02:00
|
|
|
static void network_init(PCIBus *pci_bus)
|
2007-01-16 00:58:11 +01:00
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for(i = 0; i < nb_nics; i++) {
|
2009-01-13 20:47:10 +01:00
|
|
|
NICInfo *nd = &nd_table[i];
|
2009-06-18 15:14:08 +02:00
|
|
|
const char *default_devaddr = NULL;
|
2009-01-13 20:47:10 +01:00
|
|
|
|
|
|
|
if (i == 0 && (!nd->model || strcmp(nd->model, "pcnet") == 0))
|
2007-01-16 00:58:11 +01:00
|
|
|
/* The malta board has a PCNet card using PCI SLOT 11 */
|
2009-06-18 15:14:08 +02:00
|
|
|
default_devaddr = "0b";
|
2009-01-13 20:47:10 +01:00
|
|
|
|
2013-06-06 10:48:51 +02:00
|
|
|
pci_nic_init_nofail(nd, pci_bus, "pcnet", default_devaddr);
|
2007-01-16 00:58:11 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-08-02 16:16:42 +02:00
|
|
|
static void write_bootloader_nanomips(uint8_t *base, int64_t run_addr,
|
|
|
|
int64_t kernel_entry)
|
|
|
|
{
|
|
|
|
uint16_t *p;
|
|
|
|
|
|
|
|
/* Small bootloader */
|
|
|
|
p = (uint16_t *)base;
|
|
|
|
|
|
|
|
#define NM_HI1(VAL) (((VAL) >> 16) & 0x1f)
|
|
|
|
#define NM_HI2(VAL) \
|
|
|
|
(((VAL) & 0xf000) | (((VAL) >> 19) & 0xffc) | (((VAL) >> 31) & 0x1))
|
|
|
|
#define NM_LO(VAL) ((VAL) & 0xfff)
|
|
|
|
|
|
|
|
stw_p(p++, 0x2800); stw_p(p++, 0x001c); /* bc to_here */
|
|
|
|
stw_p(p++, 0x8000); stw_p(p++, 0xc000); /* nop */
|
|
|
|
stw_p(p++, 0x8000); stw_p(p++, 0xc000); /* nop */
|
|
|
|
stw_p(p++, 0x8000); stw_p(p++, 0xc000); /* nop */
|
|
|
|
stw_p(p++, 0x8000); stw_p(p++, 0xc000); /* nop */
|
|
|
|
stw_p(p++, 0x8000); stw_p(p++, 0xc000); /* nop */
|
|
|
|
stw_p(p++, 0x8000); stw_p(p++, 0xc000); /* nop */
|
|
|
|
stw_p(p++, 0x8000); stw_p(p++, 0xc000); /* nop */
|
|
|
|
|
|
|
|
/* to_here: */
|
|
|
|
stw_p(p++, 0x0080); stw_p(p++, 0x0002); /* li a0,2 */
|
|
|
|
stw_p(p++, 0xe3a0 | NM_HI1(ENVP_ADDR - 64));
|
|
|
|
stw_p(p++, NM_HI2(ENVP_ADDR - 64));
|
|
|
|
/* lui sp,%hi(ENVP_ADDR - 64) */
|
|
|
|
stw_p(p++, 0x83bd); stw_p(p++, NM_LO(ENVP_ADDR - 64));
|
|
|
|
/* ori sp,sp,%lo(ENVP_ADDR - 64) */
|
|
|
|
stw_p(p++, 0xe0a0 | NM_HI1(ENVP_ADDR));
|
|
|
|
stw_p(p++, NM_HI2(ENVP_ADDR));
|
|
|
|
/* lui a1,%hi(ENVP_ADDR) */
|
|
|
|
stw_p(p++, 0x80a5); stw_p(p++, NM_LO(ENVP_ADDR));
|
|
|
|
/* ori a1,a1,%lo(ENVP_ADDR) */
|
|
|
|
stw_p(p++, 0xe0c0 | NM_HI1(ENVP_ADDR + 8));
|
|
|
|
stw_p(p++, NM_HI2(ENVP_ADDR + 8));
|
|
|
|
/* lui a2,%hi(ENVP_ADDR + 8) */
|
|
|
|
stw_p(p++, 0x80c6); stw_p(p++, NM_LO(ENVP_ADDR + 8));
|
|
|
|
/* ori a2,a2,%lo(ENVP_ADDR + 8) */
|
|
|
|
stw_p(p++, 0xe0e0 | NM_HI1(loaderparams.ram_low_size));
|
|
|
|
stw_p(p++, NM_HI2(loaderparams.ram_low_size));
|
|
|
|
/* lui a3,%hi(loaderparams.ram_low_size) */
|
|
|
|
stw_p(p++, 0x80e7); stw_p(p++, NM_LO(loaderparams.ram_low_size));
|
|
|
|
/* ori a3,a3,%lo(loaderparams.ram_low_size) */
|
|
|
|
stw_p(p++, 0xe320 | NM_HI1(kernel_entry));
|
|
|
|
stw_p(p++, NM_HI2(kernel_entry));
|
|
|
|
/* lui t9,%hi(kernel_entry) */
|
|
|
|
stw_p(p++, 0x8339); stw_p(p++, NM_LO(kernel_entry));
|
|
|
|
/* ori t9,t9,%lo(kernel_entry) */
|
|
|
|
stw_p(p++, 0x4bf9); stw_p(p++, 0x0000);
|
|
|
|
/* jalrc t8 */
|
|
|
|
}
|
|
|
|
|
2007-01-16 00:58:11 +01:00
|
|
|
/* ROM and pseudo bootloader
|
|
|
|
|
|
|
|
The following code implements a very very simple bootloader. It first
|
|
|
|
loads the registers a0 to a3 to the values expected by the OS, and
|
|
|
|
then jump at the kernel address.
|
|
|
|
|
|
|
|
The bootloader should pass the locations of the kernel arguments and
|
|
|
|
environment variables tables. Those tables contain the 32-bit address
|
|
|
|
of NULL terminated strings. The environment variables table should be
|
|
|
|
terminated by a NULL address.
|
|
|
|
|
|
|
|
For a simpler implementation, the number of kernel arguments is fixed
|
|
|
|
to two (the name of the kernel and the command line), and the two
|
|
|
|
tables are actually the same one.
|
|
|
|
|
|
|
|
The registers a0 to a3 should contain the following values:
|
|
|
|
a0 - number of kernel arguments
|
|
|
|
a1 - 32-bit address of the kernel arguments table
|
|
|
|
a2 - 32-bit address of the environment variables table
|
|
|
|
a3 - RAM size in bytes
|
|
|
|
*/
|
2016-03-15 10:59:32 +01:00
|
|
|
static void write_bootloader(uint8_t *base, int64_t run_addr,
|
|
|
|
int64_t kernel_entry)
|
2007-01-16 00:58:11 +01:00
|
|
|
{
|
|
|
|
uint32_t *p;
|
|
|
|
|
|
|
|
/* Small bootloader */
|
2009-04-10 05:36:49 +02:00
|
|
|
p = (uint32_t *)base;
|
2014-06-18 00:10:35 +02:00
|
|
|
|
|
|
|
stl_p(p++, 0x08000000 | /* j 0x1fc00580 */
|
|
|
|
((run_addr + 0x580) & 0x0fffffff) >> 2);
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x00000000); /* nop */
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2007-05-04 16:34:34 +02:00
|
|
|
/* YAMON service vector */
|
2014-06-18 00:10:35 +02:00
|
|
|
stl_p(base + 0x500, run_addr + 0x0580); /* start: */
|
|
|
|
stl_p(base + 0x504, run_addr + 0x083c); /* print_count: */
|
|
|
|
stl_p(base + 0x520, run_addr + 0x0580); /* start: */
|
|
|
|
stl_p(base + 0x52c, run_addr + 0x0800); /* flush_cache: */
|
|
|
|
stl_p(base + 0x534, run_addr + 0x0808); /* print: */
|
|
|
|
stl_p(base + 0x538, run_addr + 0x0800); /* reg_cpu_isr: */
|
|
|
|
stl_p(base + 0x53c, run_addr + 0x0800); /* unred_cpu_isr: */
|
|
|
|
stl_p(base + 0x540, run_addr + 0x0800); /* reg_ic_isr: */
|
|
|
|
stl_p(base + 0x544, run_addr + 0x0800); /* unred_ic_isr: */
|
|
|
|
stl_p(base + 0x548, run_addr + 0x0800); /* reg_esr: */
|
|
|
|
stl_p(base + 0x54c, run_addr + 0x0800); /* unreg_esr: */
|
|
|
|
stl_p(base + 0x550, run_addr + 0x0800); /* getchar: */
|
|
|
|
stl_p(base + 0x554, run_addr + 0x0800); /* syscon_read: */
|
2007-05-04 16:34:34 +02:00
|
|
|
|
|
|
|
|
2007-01-16 00:58:11 +01:00
|
|
|
/* Second part of the bootloader */
|
2009-04-10 05:36:49 +02:00
|
|
|
p = (uint32_t *) (base + 0x580);
|
2015-06-19 12:08:43 +02:00
|
|
|
|
|
|
|
if (semihosting_get_argc()) {
|
|
|
|
/* Preserve a0 content as arguments have been passed */
|
|
|
|
stl_p(p++, 0x00000000); /* nop */
|
|
|
|
} else {
|
|
|
|
stl_p(p++, 0x24040002); /* addiu a0, zero, 2 */
|
|
|
|
}
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c1d0000 | (((ENVP_ADDR - 64) >> 16) & 0xffff)); /* lui sp, high(ENVP_ADDR) */
|
|
|
|
stl_p(p++, 0x37bd0000 | ((ENVP_ADDR - 64) & 0xffff)); /* ori sp, sp, low(ENVP_ADDR) */
|
|
|
|
stl_p(p++, 0x3c050000 | ((ENVP_ADDR >> 16) & 0xffff)); /* lui a1, high(ENVP_ADDR) */
|
|
|
|
stl_p(p++, 0x34a50000 | (ENVP_ADDR & 0xffff)); /* ori a1, a1, low(ENVP_ADDR) */
|
|
|
|
stl_p(p++, 0x3c060000 | (((ENVP_ADDR + 8) >> 16) & 0xffff)); /* lui a2, high(ENVP_ADDR + 8) */
|
|
|
|
stl_p(p++, 0x34c60000 | ((ENVP_ADDR + 8) & 0xffff)); /* ori a2, a2, low(ENVP_ADDR + 8) */
|
2015-05-25 15:21:04 +02:00
|
|
|
stl_p(p++, 0x3c070000 | (loaderparams.ram_low_size >> 16)); /* lui a3, high(ram_low_size) */
|
|
|
|
stl_p(p++, 0x34e70000 | (loaderparams.ram_low_size & 0xffff)); /* ori a3, a3, low(ram_low_size) */
|
2007-04-19 17:38:26 +02:00
|
|
|
|
|
|
|
/* Load BAR registers as done by YAMON */
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c09b400); /* lui t1, 0xb400 */
|
2007-07-11 18:44:32 +02:00
|
|
|
|
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c08df00); /* lui t0, 0xdf00 */
|
2007-07-11 18:44:32 +02:00
|
|
|
#else
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x340800df); /* ori t0, r0, 0x00df */
|
2007-07-11 18:44:32 +02:00
|
|
|
#endif
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0xad280068); /* sw t0, 0x0068(t1) */
|
2007-07-11 18:44:32 +02:00
|
|
|
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c09bbe0); /* lui t1, 0xbbe0 */
|
2007-04-19 17:38:26 +02:00
|
|
|
|
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c08c000); /* lui t0, 0xc000 */
|
2007-04-19 17:38:26 +02:00
|
|
|
#else
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x340800c0); /* ori t0, r0, 0x00c0 */
|
2007-04-19 17:38:26 +02:00
|
|
|
#endif
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0xad280048); /* sw t0, 0x0048(t1) */
|
2007-04-19 17:38:26 +02:00
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c084000); /* lui t0, 0x4000 */
|
2007-04-19 17:38:26 +02:00
|
|
|
#else
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x34080040); /* ori t0, r0, 0x0040 */
|
2007-04-19 17:38:26 +02:00
|
|
|
#endif
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0xad280050); /* sw t0, 0x0050(t1) */
|
2007-04-19 17:38:26 +02:00
|
|
|
|
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c088000); /* lui t0, 0x8000 */
|
2007-04-19 17:38:26 +02:00
|
|
|
#else
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x34080080); /* ori t0, r0, 0x0080 */
|
2007-04-19 17:38:26 +02:00
|
|
|
#endif
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0xad280058); /* sw t0, 0x0058(t1) */
|
2007-04-19 17:38:26 +02:00
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c083f00); /* lui t0, 0x3f00 */
|
2007-04-19 17:38:26 +02:00
|
|
|
#else
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3408003f); /* ori t0, r0, 0x003f */
|
2007-04-19 17:38:26 +02:00
|
|
|
#endif
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0xad280060); /* sw t0, 0x0060(t1) */
|
2007-04-19 17:38:26 +02:00
|
|
|
|
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c08c100); /* lui t0, 0xc100 */
|
2007-04-19 17:38:26 +02:00
|
|
|
#else
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x340800c1); /* ori t0, r0, 0x00c1 */
|
2007-04-19 17:38:26 +02:00
|
|
|
#endif
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0xad280080); /* sw t0, 0x0080(t1) */
|
2007-04-19 17:38:26 +02:00
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c085e00); /* lui t0, 0x5e00 */
|
2007-04-19 17:38:26 +02:00
|
|
|
#else
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3408005e); /* ori t0, r0, 0x005e */
|
2007-04-19 17:38:26 +02:00
|
|
|
#endif
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0xad280088); /* sw t0, 0x0088(t1) */
|
2007-04-19 17:38:26 +02:00
|
|
|
|
|
|
|
/* Jump to kernel code */
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c1f0000 | ((kernel_entry >> 16) & 0xffff)); /* lui ra, high(kernel_entry) */
|
|
|
|
stl_p(p++, 0x37ff0000 | (kernel_entry & 0xffff)); /* ori ra, ra, low(kernel_entry) */
|
2014-06-27 09:49:08 +02:00
|
|
|
stl_p(p++, 0x03e00009); /* jalr ra */
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x00000000); /* nop */
|
2007-05-04 16:34:34 +02:00
|
|
|
|
|
|
|
/* YAMON subroutines */
|
2009-04-10 05:36:49 +02:00
|
|
|
p = (uint32_t *) (base + 0x800);
|
2014-06-27 09:49:08 +02:00
|
|
|
stl_p(p++, 0x03e00009); /* jalr ra */
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x24020000); /* li v0,0 */
|
2014-06-18 00:10:35 +02:00
|
|
|
/* 808 YAMON print */
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x03e06821); /* move t5,ra */
|
|
|
|
stl_p(p++, 0x00805821); /* move t3,a0 */
|
|
|
|
stl_p(p++, 0x00a05021); /* move t2,a1 */
|
|
|
|
stl_p(p++, 0x91440000); /* lbu a0,0(t2) */
|
|
|
|
stl_p(p++, 0x254a0001); /* addiu t2,t2,1 */
|
|
|
|
stl_p(p++, 0x10800005); /* beqz a0,834 */
|
|
|
|
stl_p(p++, 0x00000000); /* nop */
|
|
|
|
stl_p(p++, 0x0ff0021c); /* jal 870 */
|
|
|
|
stl_p(p++, 0x00000000); /* nop */
|
2016-07-22 11:55:40 +02:00
|
|
|
stl_p(p++, 0x1000fff9); /* b 814 */
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x00000000); /* nop */
|
2014-06-27 09:49:08 +02:00
|
|
|
stl_p(p++, 0x01a00009); /* jalr t5 */
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x01602021); /* move a0,t3 */
|
2007-05-04 16:34:34 +02:00
|
|
|
/* 0x83c YAMON print_count */
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x03e06821); /* move t5,ra */
|
|
|
|
stl_p(p++, 0x00805821); /* move t3,a0 */
|
|
|
|
stl_p(p++, 0x00a05021); /* move t2,a1 */
|
|
|
|
stl_p(p++, 0x00c06021); /* move t4,a2 */
|
|
|
|
stl_p(p++, 0x91440000); /* lbu a0,0(t2) */
|
|
|
|
stl_p(p++, 0x0ff0021c); /* jal 870 */
|
|
|
|
stl_p(p++, 0x00000000); /* nop */
|
|
|
|
stl_p(p++, 0x254a0001); /* addiu t2,t2,1 */
|
|
|
|
stl_p(p++, 0x258cffff); /* addiu t4,t4,-1 */
|
|
|
|
stl_p(p++, 0x1580fffa); /* bnez t4,84c */
|
|
|
|
stl_p(p++, 0x00000000); /* nop */
|
2014-06-27 09:49:08 +02:00
|
|
|
stl_p(p++, 0x01a00009); /* jalr t5 */
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x01602021); /* move a0,t3 */
|
2007-05-04 16:34:34 +02:00
|
|
|
/* 0x870 */
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0x3c08b800); /* lui t0,0xb400 */
|
|
|
|
stl_p(p++, 0x350803f8); /* ori t0,t0,0x3f8 */
|
|
|
|
stl_p(p++, 0x91090005); /* lbu t1,5(t0) */
|
|
|
|
stl_p(p++, 0x00000000); /* nop */
|
|
|
|
stl_p(p++, 0x31290040); /* andi t1,t1,0x40 */
|
|
|
|
stl_p(p++, 0x1120fffc); /* beqz t1,878 <outch+0x8> */
|
|
|
|
stl_p(p++, 0x00000000); /* nop */
|
2014-06-27 09:49:08 +02:00
|
|
|
stl_p(p++, 0x03e00009); /* jalr ra */
|
2014-03-28 18:43:14 +01:00
|
|
|
stl_p(p++, 0xa1040000); /* sb a0,0(t0) */
|
2007-05-04 16:34:34 +02:00
|
|
|
|
2007-01-16 00:58:11 +01:00
|
|
|
}
|
|
|
|
|
2010-09-23 21:28:05 +02:00
|
|
|
static void GCC_FMT_ATTR(3, 4) prom_set(uint32_t* prom_buf, int index,
|
|
|
|
const char *string, ...)
|
2007-01-16 00:58:11 +01:00
|
|
|
{
|
|
|
|
va_list ap;
|
2007-01-31 12:48:27 +01:00
|
|
|
int32_t table_addr;
|
2007-01-16 00:58:11 +01:00
|
|
|
|
|
|
|
if (index >= ENVP_NB_ENTRIES)
|
|
|
|
return;
|
|
|
|
|
|
|
|
if (string == NULL) {
|
2009-11-14 13:04:29 +01:00
|
|
|
prom_buf[index] = 0;
|
2007-01-16 00:58:11 +01:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2009-11-14 13:04:29 +01:00
|
|
|
table_addr = sizeof(int32_t) * ENVP_NB_ENTRIES + index * ENVP_ENTRY_SIZE;
|
|
|
|
prom_buf[index] = tswap32(ENVP_ADDR + table_addr);
|
2007-01-16 00:58:11 +01:00
|
|
|
|
|
|
|
va_start(ap, string);
|
2009-11-14 13:04:29 +01:00
|
|
|
vsnprintf((char *)prom_buf + table_addr, ENVP_ENTRY_SIZE, string, ap);
|
2007-01-16 00:58:11 +01:00
|
|
|
va_end(ap);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Kernel */
|
2009-11-14 01:04:29 +01:00
|
|
|
static int64_t load_kernel (void)
|
2007-01-16 00:58:11 +01:00
|
|
|
{
|
2010-03-14 21:20:59 +01:00
|
|
|
int64_t kernel_entry, kernel_high;
|
2017-07-27 01:56:13 +02:00
|
|
|
long kernel_size, initrd_size;
|
2009-10-01 23:12:16 +02:00
|
|
|
ram_addr_t initrd_offset;
|
2009-09-20 16:58:02 +02:00
|
|
|
int big_endian;
|
2009-11-14 13:04:29 +01:00
|
|
|
uint32_t *prom_buf;
|
|
|
|
long prom_size;
|
|
|
|
int prom_index = 0;
|
2014-06-18 00:10:35 +02:00
|
|
|
uint64_t (*xlate_to_kseg0) (void *opaque, uint64_t addr);
|
2009-09-20 16:58:02 +02:00
|
|
|
|
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
|
|
big_endian = 1;
|
|
|
|
#else
|
|
|
|
big_endian = 0;
|
|
|
|
#endif
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2017-07-27 01:56:13 +02:00
|
|
|
kernel_size = load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys,
|
|
|
|
NULL, (uint64_t *)&kernel_entry, NULL,
|
|
|
|
(uint64_t *)&kernel_high, big_endian, EM_MIPS, 1, 0);
|
|
|
|
if (kernel_size < 0) {
|
hw/mips: Replace fprintf(stderr, "*\n" with error_report()
Replace a large number of the fprintf(stderr, "*\n" calls with
error_report(). The functions were renamed with these commands and then
compiler issues where manually fixed.
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
Some lines where then manually tweaked to pass checkpatch.
Signed-off-by: Alistair Francis <alistair.francis@xilinx.com>
Cc: Paul Burton <paul.burton@imgtec.com>
Cc: Aurelien Jarno <aurelien@aurel32.net>
Cc: Yongbok Kim <yongbok.kim@imgtec.com>
Cc: "Hervé Poussineau" <hpoussin@reactos.org>
Conversions that aren't followed by exit() dropped, because they might
be inappropriate.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20180203084315.20497-6-armbru@redhat.com>
2018-02-03 09:43:06 +01:00
|
|
|
error_report("could not load kernel '%s': %s",
|
2017-07-27 01:56:13 +02:00
|
|
|
loaderparams.kernel_filename,
|
|
|
|
load_elf_strerror(kernel_size));
|
2007-06-06 18:54:26 +02:00
|
|
|
exit(1);
|
2007-01-16 00:58:11 +01:00
|
|
|
}
|
2014-06-26 11:44:25 +02:00
|
|
|
|
2017-07-31 15:09:13 +02:00
|
|
|
/* Check where the kernel has been linked */
|
|
|
|
if (kernel_entry & 0x80000000ll) {
|
|
|
|
if (kvm_enabled()) {
|
2014-06-26 11:44:25 +02:00
|
|
|
error_report("KVM guest kernels must be linked in useg. "
|
|
|
|
"Did you forget to enable CONFIG_KVM_GUEST?");
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
2017-07-31 15:09:13 +02:00
|
|
|
xlate_to_kseg0 = cpu_mips_phys_to_kseg0;
|
2014-06-18 00:10:35 +02:00
|
|
|
} else {
|
2017-07-31 15:09:13 +02:00
|
|
|
/* if kernel entry is in useg it is probably a KVM T&E kernel */
|
|
|
|
mips_um_ksegs_enable();
|
2014-06-26 11:44:25 +02:00
|
|
|
|
2017-07-31 15:09:13 +02:00
|
|
|
xlate_to_kseg0 = cpu_mips_kvm_um_phys_to_kseg0;
|
2014-06-18 00:10:35 +02:00
|
|
|
}
|
2007-01-16 00:58:11 +01:00
|
|
|
|
|
|
|
/* load initrd */
|
|
|
|
initrd_size = 0;
|
2007-04-01 19:56:37 +02:00
|
|
|
initrd_offset = 0;
|
2007-11-09 18:52:11 +01:00
|
|
|
if (loaderparams.initrd_filename) {
|
|
|
|
initrd_size = get_image_size (loaderparams.initrd_filename);
|
2007-04-01 19:56:37 +02:00
|
|
|
if (initrd_size > 0) {
|
2017-08-01 00:52:10 +02:00
|
|
|
/* The kernel allocates the bootmap memory in the low memory after
|
|
|
|
the initrd. It takes at most 128kiB for 2GB RAM and 4kiB
|
|
|
|
pages. */
|
2018-06-25 14:42:22 +02:00
|
|
|
initrd_offset = (loaderparams.ram_low_size - initrd_size
|
|
|
|
- (128 * KiB)
|
2017-06-23 12:42:56 +02:00
|
|
|
- ~INITRD_PAGE_MASK) & INITRD_PAGE_MASK;
|
|
|
|
if (kernel_high >= initrd_offset) {
|
hw/mips: Replace fprintf(stderr, "*\n" with error_report()
Replace a large number of the fprintf(stderr, "*\n" calls with
error_report(). The functions were renamed with these commands and then
compiler issues where manually fixed.
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
Some lines where then manually tweaked to pass checkpatch.
Signed-off-by: Alistair Francis <alistair.francis@xilinx.com>
Cc: Paul Burton <paul.burton@imgtec.com>
Cc: Aurelien Jarno <aurelien@aurel32.net>
Cc: Yongbok Kim <yongbok.kim@imgtec.com>
Cc: "Hervé Poussineau" <hpoussin@reactos.org>
Conversions that aren't followed by exit() dropped, because they might
be inappropriate.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20180203084315.20497-6-armbru@redhat.com>
2018-02-03 09:43:06 +01:00
|
|
|
error_report("memory too small for initial ram disk '%s'",
|
|
|
|
loaderparams.initrd_filename);
|
2007-04-01 19:56:37 +02:00
|
|
|
exit(1);
|
|
|
|
}
|
2009-04-09 22:05:49 +02:00
|
|
|
initrd_size = load_image_targphys(loaderparams.initrd_filename,
|
|
|
|
initrd_offset,
|
|
|
|
ram_size - initrd_offset);
|
2007-04-01 19:56:37 +02:00
|
|
|
}
|
2007-01-16 00:58:11 +01:00
|
|
|
if (initrd_size == (target_ulong) -1) {
|
hw/mips: Replace fprintf(stderr, "*\n" with error_report()
Replace a large number of the fprintf(stderr, "*\n" calls with
error_report(). The functions were renamed with these commands and then
compiler issues where manually fixed.
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N;N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
find ./* -type f -exec sed -i \
'N; {s|fprintf(stderr, "\(.*\)\\n"\(.*\));|error_report("\1"\2);|Ig}' \
{} +
Some lines where then manually tweaked to pass checkpatch.
Signed-off-by: Alistair Francis <alistair.francis@xilinx.com>
Cc: Paul Burton <paul.burton@imgtec.com>
Cc: Aurelien Jarno <aurelien@aurel32.net>
Cc: Yongbok Kim <yongbok.kim@imgtec.com>
Cc: "Hervé Poussineau" <hpoussin@reactos.org>
Conversions that aren't followed by exit() dropped, because they might
be inappropriate.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20180203084315.20497-6-armbru@redhat.com>
2018-02-03 09:43:06 +01:00
|
|
|
error_report("could not load initial ram disk '%s'",
|
|
|
|
loaderparams.initrd_filename);
|
2007-01-16 00:58:11 +01:00
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2009-11-14 13:04:29 +01:00
|
|
|
/* Setup prom parameters. */
|
|
|
|
prom_size = ENVP_NB_ENTRIES * (sizeof(int32_t) + ENVP_ENTRY_SIZE);
|
2011-08-21 05:09:37 +02:00
|
|
|
prom_buf = g_malloc(prom_size);
|
2009-11-14 13:04:29 +01:00
|
|
|
|
2010-09-20 22:18:01 +02:00
|
|
|
prom_set(prom_buf, prom_index++, "%s", loaderparams.kernel_filename);
|
2009-11-14 13:04:29 +01:00
|
|
|
if (initrd_size > 0) {
|
2010-03-14 21:20:59 +01:00
|
|
|
prom_set(prom_buf, prom_index++, "rd_start=0x%" PRIx64 " rd_size=%li %s",
|
2014-06-18 00:10:35 +02:00
|
|
|
xlate_to_kseg0(NULL, initrd_offset), initrd_size,
|
2007-11-09 18:52:11 +01:00
|
|
|
loaderparams.kernel_cmdline);
|
2009-11-14 13:04:29 +01:00
|
|
|
} else {
|
2010-09-20 22:18:01 +02:00
|
|
|
prom_set(prom_buf, prom_index++, "%s", loaderparams.kernel_cmdline);
|
2009-11-14 13:04:29 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
prom_set(prom_buf, prom_index++, "memsize");
|
2015-05-25 15:21:04 +02:00
|
|
|
prom_set(prom_buf, prom_index++, "%u", loaderparams.ram_low_size);
|
|
|
|
|
|
|
|
prom_set(prom_buf, prom_index++, "ememsize");
|
|
|
|
prom_set(prom_buf, prom_index++, "%u", loaderparams.ram_size);
|
2014-06-18 00:10:35 +02:00
|
|
|
|
2009-11-14 13:04:29 +01:00
|
|
|
prom_set(prom_buf, prom_index++, "modetty0");
|
|
|
|
prom_set(prom_buf, prom_index++, "38400n8r");
|
|
|
|
prom_set(prom_buf, prom_index++, NULL);
|
|
|
|
|
|
|
|
rom_add_blob_fixed("prom", prom_buf, prom_size,
|
2010-03-14 21:20:59 +01:00
|
|
|
cpu_mips_kseg0_to_phys(NULL, ENVP_ADDR));
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2015-04-28 11:11:02 +02:00
|
|
|
g_free(prom_buf);
|
2007-04-01 19:56:37 +02:00
|
|
|
return kernel_entry;
|
2007-01-16 00:58:11 +01:00
|
|
|
}
|
|
|
|
|
2012-12-17 03:27:07 +01:00
|
|
|
static void malta_mips_config(MIPSCPU *cpu)
|
2011-08-29 23:07:41 +02:00
|
|
|
{
|
2012-12-17 03:27:07 +01:00
|
|
|
CPUMIPSState *env = &cpu->env;
|
|
|
|
CPUState *cs = CPU(cpu);
|
|
|
|
|
2011-08-29 23:07:41 +02:00
|
|
|
env->mvp->CP0_MVPConf0 |= ((smp_cpus - 1) << CP0MVPC0_PVPE) |
|
2012-12-17 03:27:07 +01:00
|
|
|
((smp_cpus * cs->nr_threads - 1) << CP0MVPC0_PTC);
|
2011-08-29 23:07:41 +02:00
|
|
|
}
|
|
|
|
|
2007-01-16 00:58:11 +01:00
|
|
|
static void main_cpu_reset(void *opaque)
|
|
|
|
{
|
2012-05-05 14:14:00 +02:00
|
|
|
MIPSCPU *cpu = opaque;
|
|
|
|
CPUMIPSState *env = &cpu->env;
|
|
|
|
|
|
|
|
cpu_reset(CPU(cpu));
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2010-01-30 21:27:54 +01:00
|
|
|
/* The bootloader does not need to be rewritten as it is located in a
|
2007-01-16 00:58:11 +01:00
|
|
|
read only location. The kernel location and the arguments table
|
|
|
|
location does not change. */
|
2007-11-09 18:52:11 +01:00
|
|
|
if (loaderparams.kernel_filename) {
|
2015-06-19 12:08:41 +02:00
|
|
|
env->CP0_Status &= ~(1 << CP0St_ERL);
|
2007-04-06 01:12:54 +02:00
|
|
|
}
|
2011-08-29 23:07:41 +02:00
|
|
|
|
2012-12-17 03:27:07 +01:00
|
|
|
malta_mips_config(cpu);
|
2014-06-18 00:10:35 +02:00
|
|
|
|
|
|
|
if (kvm_enabled()) {
|
|
|
|
/* Start running from the bootloader we wrote to end of RAM */
|
2015-10-12 18:54:39 +02:00
|
|
|
env->active_tc.PC = 0x40000000 + loaderparams.ram_low_size;
|
2014-06-18 00:10:35 +02:00
|
|
|
}
|
2007-01-16 00:58:11 +01:00
|
|
|
}
|
|
|
|
|
2017-10-05 15:51:10 +02:00
|
|
|
static void create_cpu_without_cps(const char *cpu_type,
|
2016-03-15 10:59:35 +01:00
|
|
|
qemu_irq *cbus_irq, qemu_irq *i8259_irq)
|
2016-03-15 10:59:34 +01:00
|
|
|
{
|
|
|
|
CPUMIPSState *env;
|
|
|
|
MIPSCPU *cpu;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < smp_cpus; i++) {
|
2017-10-05 15:51:10 +02:00
|
|
|
cpu = MIPS_CPU(cpu_create(cpu_type));
|
2016-03-15 10:59:34 +01:00
|
|
|
|
|
|
|
/* Init internal devices */
|
2016-03-15 14:32:19 +01:00
|
|
|
cpu_mips_irq_init_cpu(cpu);
|
|
|
|
cpu_mips_clock_init(cpu);
|
2016-03-15 10:59:34 +01:00
|
|
|
qemu_register_reset(main_cpu_reset, cpu);
|
|
|
|
}
|
|
|
|
|
|
|
|
cpu = MIPS_CPU(first_cpu);
|
|
|
|
env = &cpu->env;
|
|
|
|
*i8259_irq = env->irq[2];
|
|
|
|
*cbus_irq = env->irq[4];
|
|
|
|
}
|
|
|
|
|
2017-10-05 15:51:10 +02:00
|
|
|
static void create_cps(MaltaState *s, const char *cpu_type,
|
2016-03-15 10:59:35 +01:00
|
|
|
qemu_irq *cbus_irq, qemu_irq *i8259_irq)
|
|
|
|
{
|
|
|
|
Error *err = NULL;
|
|
|
|
|
2017-10-05 15:51:09 +02:00
|
|
|
s->cps = MIPS_CPS(object_new(TYPE_MIPS_CPS));
|
2016-03-15 10:59:35 +01:00
|
|
|
qdev_set_parent_bus(DEVICE(s->cps), sysbus_get_default());
|
|
|
|
|
2017-10-05 15:51:10 +02:00
|
|
|
object_property_set_str(OBJECT(s->cps), cpu_type, "cpu-type", &err);
|
2016-03-15 10:59:35 +01:00
|
|
|
object_property_set_int(OBJECT(s->cps), smp_cpus, "num-vp", &err);
|
|
|
|
object_property_set_bool(OBJECT(s->cps), true, "realized", &err);
|
|
|
|
if (err != NULL) {
|
|
|
|
error_report("%s", error_get_pretty(err));
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
sysbus_mmio_map_overlap(SYS_BUS_DEVICE(s->cps), 0, 0, 1);
|
|
|
|
|
2016-03-29 04:35:52 +02:00
|
|
|
*i8259_irq = get_cps_irq(s->cps, 3);
|
2016-03-15 10:59:35 +01:00
|
|
|
*cbus_irq = NULL;
|
|
|
|
}
|
|
|
|
|
2017-10-05 15:51:10 +02:00
|
|
|
static void mips_create_cpu(MaltaState *s, const char *cpu_type,
|
|
|
|
qemu_irq *cbus_irq, qemu_irq *i8259_irq)
|
2016-03-15 10:59:35 +01:00
|
|
|
{
|
2017-10-05 15:51:10 +02:00
|
|
|
if ((smp_cpus > 1) && cpu_supports_cps_smp(cpu_type)) {
|
|
|
|
create_cps(s, cpu_type, cbus_irq, i8259_irq);
|
2016-03-15 10:59:35 +01:00
|
|
|
} else {
|
2017-10-05 15:51:10 +02:00
|
|
|
create_cpu_without_cps(cpu_type, cbus_irq, i8259_irq);
|
2016-03-15 10:59:35 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2007-02-18 01:10:59 +01:00
|
|
|
static
|
2014-05-07 16:42:57 +02:00
|
|
|
void mips_malta_init(MachineState *machine)
|
2007-01-16 00:58:11 +01:00
|
|
|
{
|
2014-05-07 16:42:57 +02:00
|
|
|
ram_addr_t ram_size = machine->ram_size;
|
2014-06-18 00:10:35 +02:00
|
|
|
ram_addr_t ram_low_size;
|
2014-05-07 16:42:57 +02:00
|
|
|
const char *kernel_filename = machine->kernel_filename;
|
|
|
|
const char *kernel_cmdline = machine->kernel_cmdline;
|
|
|
|
const char *initrd_filename = machine->initrd_filename;
|
2009-05-30 01:52:44 +02:00
|
|
|
char *filename;
|
2011-08-04 14:55:30 +02:00
|
|
|
pflash_t *fl;
|
|
|
|
MemoryRegion *system_memory = get_system_memory();
|
2013-09-06 14:57:44 +02:00
|
|
|
MemoryRegion *ram_high = g_new(MemoryRegion, 1);
|
|
|
|
MemoryRegion *ram_low_preio = g_new(MemoryRegion, 1);
|
|
|
|
MemoryRegion *ram_low_postio;
|
2013-06-14 09:30:44 +02:00
|
|
|
MemoryRegion *bios, *bios_copy = g_new(MemoryRegion, 1);
|
2012-01-28 06:18:18 +01:00
|
|
|
target_long bios_size = FLASH_SIZE;
|
2013-06-14 09:30:47 +02:00
|
|
|
const size_t smbus_eeprom_size = 8 * 256;
|
|
|
|
uint8_t *smbus_eeprom_buf = g_malloc0(smbus_eeprom_size);
|
2014-06-18 00:10:35 +02:00
|
|
|
int64_t kernel_entry, bootloader_run_addr;
|
2007-01-16 00:58:11 +01:00
|
|
|
PCIBus *pci_bus;
|
2011-12-15 22:09:51 +01:00
|
|
|
ISABus *isa_bus;
|
2011-11-29 06:34:48 +01:00
|
|
|
qemu_irq *isa_irq;
|
2016-03-15 10:59:34 +01:00
|
|
|
qemu_irq cbus_irq, i8259_irq;
|
2007-05-28 23:01:02 +02:00
|
|
|
int piix4_devfn;
|
2013-08-03 00:18:51 +02:00
|
|
|
I2CBus *smbus;
|
2009-07-22 16:42:57 +02:00
|
|
|
DriveInfo *dinfo;
|
2009-08-28 15:47:03 +02:00
|
|
|
DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
|
2008-01-04 20:11:32 +01:00
|
|
|
int fl_idx = 0;
|
2012-01-28 06:18:17 +01:00
|
|
|
int fl_sectors = bios_size >> 16;
|
2011-08-25 21:39:18 +02:00
|
|
|
int be;
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2013-07-27 22:19:54 +02:00
|
|
|
DeviceState *dev = qdev_create(NULL, TYPE_MIPS_MALTA);
|
|
|
|
MaltaState *s = MIPS_MALTA(dev);
|
2011-11-29 06:34:48 +01:00
|
|
|
|
2013-08-12 21:34:53 +02:00
|
|
|
/* The whole address space decoded by the GT-64120A doesn't generate
|
|
|
|
exception when accessing invalid memory. Create an empty slot to
|
|
|
|
emulate this feature. */
|
|
|
|
empty_slot_init(0, 0x20000000);
|
|
|
|
|
2011-11-29 06:34:48 +01:00
|
|
|
qdev_init_nofail(dev);
|
|
|
|
|
2016-03-15 10:59:35 +01:00
|
|
|
/* create CPU */
|
2017-10-05 15:51:10 +02:00
|
|
|
mips_create_cpu(s, machine->cpu_type, &cbus_irq, &i8259_irq);
|
2007-01-16 00:58:11 +01:00
|
|
|
|
|
|
|
/* allocate RAM */
|
2018-06-25 14:42:22 +02:00
|
|
|
if (ram_size > 2 * GiB) {
|
|
|
|
error_report("Too much memory for this machine: %" PRId64 "MB,"
|
|
|
|
" maximum 2048MB", ram_size / MiB);
|
2009-01-24 16:07:25 +01:00
|
|
|
exit(1);
|
|
|
|
}
|
2013-09-06 14:57:44 +02:00
|
|
|
|
|
|
|
/* register RAM at high address where it is undisturbed by IO */
|
2015-03-24 22:28:15 +01:00
|
|
|
memory_region_allocate_system_memory(ram_high, NULL, "mips_malta.ram",
|
|
|
|
ram_size);
|
2013-09-06 14:57:44 +02:00
|
|
|
memory_region_add_subregion(system_memory, 0x80000000, ram_high);
|
|
|
|
|
|
|
|
/* alias for pre IO hole access */
|
|
|
|
memory_region_init_alias(ram_low_preio, NULL, "mips_malta_low_preio.ram",
|
2018-06-25 14:42:22 +02:00
|
|
|
ram_high, 0, MIN(ram_size, 256 * MiB));
|
2013-09-06 14:57:44 +02:00
|
|
|
memory_region_add_subregion(system_memory, 0, ram_low_preio);
|
|
|
|
|
|
|
|
/* alias for post IO hole access, if there is enough RAM */
|
2018-06-25 14:42:22 +02:00
|
|
|
if (ram_size > 512 * MiB) {
|
2013-09-06 14:57:44 +02:00
|
|
|
ram_low_postio = g_new(MemoryRegion, 1);
|
|
|
|
memory_region_init_alias(ram_low_postio, NULL,
|
|
|
|
"mips_malta_low_postio.ram",
|
2018-06-25 14:42:22 +02:00
|
|
|
ram_high, 512 * MiB,
|
|
|
|
ram_size - 512 * MiB);
|
|
|
|
memory_region_add_subregion(system_memory, 512 * MiB,
|
|
|
|
ram_low_postio);
|
2013-09-06 14:57:44 +02:00
|
|
|
}
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2011-08-25 21:39:18 +02:00
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
|
|
be = 1;
|
|
|
|
#else
|
|
|
|
be = 0;
|
|
|
|
#endif
|
2018-03-08 23:39:37 +01:00
|
|
|
|
2007-06-06 19:19:24 +02:00
|
|
|
/* FPGA */
|
2018-03-08 23:39:37 +01:00
|
|
|
|
2012-11-14 15:04:42 +01:00
|
|
|
/* The CBUS UART is attached to the MIPS CPU INT2 pin, ie interrupt 4 */
|
2018-04-20 16:52:43 +02:00
|
|
|
malta_fpga_init(system_memory, FPGA_ADDRESS, cbus_irq, serial_hd(2));
|
2007-06-06 19:19:24 +02:00
|
|
|
|
2012-01-28 06:18:17 +01:00
|
|
|
/* Load firmware in flash / BIOS. */
|
|
|
|
dinfo = drive_get(IF_PFLASH, 0, fl_idx);
|
|
|
|
#ifdef DEBUG_BOARD_INIT
|
|
|
|
if (dinfo) {
|
|
|
|
printf("Register parallel flash %d size " TARGET_FMT_lx " at "
|
|
|
|
"addr %08llx '%s' %x\n",
|
2012-01-28 06:18:18 +01:00
|
|
|
fl_idx, bios_size, FLASH_ADDRESS,
|
2014-10-07 13:59:18 +02:00
|
|
|
blk_name(dinfo->bdrv), fl_sectors);
|
2012-01-28 06:18:17 +01:00
|
|
|
}
|
|
|
|
#endif
|
2012-01-28 06:18:18 +01:00
|
|
|
fl = pflash_cfi01_register(FLASH_ADDRESS, NULL, "mips_malta.bios",
|
2014-10-07 13:59:13 +02:00
|
|
|
BIOS_SIZE,
|
2014-10-07 13:59:18 +02:00
|
|
|
dinfo ? blk_by_legacy_dinfo(dinfo) : NULL,
|
2012-01-28 06:18:17 +01:00
|
|
|
65536, fl_sectors,
|
|
|
|
4, 0x0000, 0x0000, 0x0000, 0x0000, be);
|
|
|
|
bios = pflash_cfi01_get_memory(fl);
|
|
|
|
fl_idx++;
|
2008-01-04 20:11:32 +01:00
|
|
|
if (kernel_filename) {
|
2018-06-25 14:42:22 +02:00
|
|
|
ram_low_size = MIN(ram_size, 256 * MiB);
|
2014-06-26 11:44:24 +02:00
|
|
|
/* For KVM we reserve 1MB of RAM for running bootloader */
|
2014-06-18 00:10:35 +02:00
|
|
|
if (kvm_enabled()) {
|
|
|
|
ram_low_size -= 0x100000;
|
|
|
|
bootloader_run_addr = 0x40000000 + ram_low_size;
|
|
|
|
} else {
|
|
|
|
bootloader_run_addr = 0xbfc00000;
|
|
|
|
}
|
|
|
|
|
2008-01-04 20:11:32 +01:00
|
|
|
/* Write a small bootloader to the flash location. */
|
2015-05-25 15:21:04 +02:00
|
|
|
loaderparams.ram_size = ram_size;
|
|
|
|
loaderparams.ram_low_size = ram_low_size;
|
2008-01-04 20:11:32 +01:00
|
|
|
loaderparams.kernel_filename = kernel_filename;
|
|
|
|
loaderparams.kernel_cmdline = kernel_cmdline;
|
|
|
|
loaderparams.initrd_filename = initrd_filename;
|
2009-11-14 01:04:29 +01:00
|
|
|
kernel_entry = load_kernel();
|
2014-06-18 00:10:35 +02:00
|
|
|
|
2018-08-02 16:16:42 +02:00
|
|
|
if (!cpu_supports_isa(machine->cpu_type, ISA_NANOMIPS32)) {
|
|
|
|
write_bootloader(memory_region_get_ram_ptr(bios),
|
|
|
|
bootloader_run_addr, kernel_entry);
|
|
|
|
} else {
|
|
|
|
write_bootloader_nanomips(memory_region_get_ram_ptr(bios),
|
|
|
|
bootloader_run_addr, kernel_entry);
|
|
|
|
}
|
2014-06-18 00:10:35 +02:00
|
|
|
if (kvm_enabled()) {
|
|
|
|
/* Write the bootloader code @ the end of RAM, 1MB reserved */
|
2016-03-15 10:59:32 +01:00
|
|
|
write_bootloader(memory_region_get_ram_ptr(ram_low_preio) +
|
2014-06-18 00:10:35 +02:00
|
|
|
ram_low_size,
|
|
|
|
bootloader_run_addr, kernel_entry);
|
|
|
|
}
|
2008-01-04 20:11:32 +01:00
|
|
|
} else {
|
2014-06-26 11:44:24 +02:00
|
|
|
/* The flash region isn't executable from a KVM guest */
|
2014-06-20 13:47:59 +02:00
|
|
|
if (kvm_enabled()) {
|
|
|
|
error_report("KVM enabled but no -kernel argument was specified. "
|
2014-06-26 11:44:24 +02:00
|
|
|
"Booting from flash is not supported with KVM.");
|
2014-06-20 13:47:59 +02:00
|
|
|
exit(1);
|
|
|
|
}
|
2012-01-28 06:18:17 +01:00
|
|
|
/* Load firmware from flash. */
|
|
|
|
if (!dinfo) {
|
2008-01-04 20:11:32 +01:00
|
|
|
/* Load a BIOS image. */
|
2012-01-28 06:18:17 +01:00
|
|
|
if (bios_name == NULL) {
|
2008-01-04 20:11:32 +01:00
|
|
|
bios_name = BIOS_FILENAME;
|
2012-01-28 06:18:17 +01:00
|
|
|
}
|
2009-05-30 01:52:44 +02:00
|
|
|
filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
|
|
|
|
if (filename) {
|
2012-01-28 06:18:18 +01:00
|
|
|
bios_size = load_image_targphys(filename, FLASH_ADDRESS,
|
2009-05-30 01:52:44 +02:00
|
|
|
BIOS_SIZE);
|
2011-08-21 05:09:37 +02:00
|
|
|
g_free(filename);
|
2009-05-30 01:52:44 +02:00
|
|
|
} else {
|
|
|
|
bios_size = -1;
|
|
|
|
}
|
2013-07-29 16:05:31 +02:00
|
|
|
if ((bios_size < 0 || bios_size > BIOS_SIZE) &&
|
|
|
|
!kernel_filename && !qtest_enabled()) {
|
2013-08-03 16:03:18 +02:00
|
|
|
error_report("Could not load MIPS bios '%s', and no "
|
|
|
|
"-kernel argument was specified", bios_name);
|
|
|
|
exit(1);
|
2008-01-04 20:11:32 +01:00
|
|
|
}
|
2007-06-06 19:19:24 +02:00
|
|
|
}
|
2007-06-07 14:17:52 +02:00
|
|
|
/* In little endian mode the 32bit words in the bios are swapped,
|
|
|
|
a neat trick which allows bi-endian firmware. */
|
|
|
|
#ifndef TARGET_WORDS_BIGENDIAN
|
|
|
|
{
|
2018-06-26 11:35:40 +02:00
|
|
|
uint32_t *end, *addr;
|
|
|
|
const size_t swapsize = MIN(bios_size, 0x3e0000);
|
|
|
|
addr = rom_ptr(FLASH_ADDRESS, swapsize);
|
2013-06-14 09:30:43 +02:00
|
|
|
if (!addr) {
|
|
|
|
addr = memory_region_get_ram_ptr(bios);
|
|
|
|
}
|
2018-06-26 11:35:40 +02:00
|
|
|
end = (void *)addr + swapsize;
|
2009-04-10 05:36:49 +02:00
|
|
|
while (addr < end) {
|
|
|
|
bswap32s(addr);
|
2011-11-13 12:42:42 +01:00
|
|
|
addr++;
|
2007-06-07 14:17:52 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif
|
2007-06-06 19:19:24 +02:00
|
|
|
}
|
|
|
|
|
2013-06-14 09:30:44 +02:00
|
|
|
/*
|
|
|
|
* Map the BIOS at a 2nd physical location, as on the real board.
|
|
|
|
* Copy it so that we can patch in the MIPS revision, which cannot be
|
|
|
|
* handled by an overlapping region as the resulting ROM code subpage
|
|
|
|
* regions are not executable.
|
|
|
|
*/
|
2018-06-04 13:03:58 +02:00
|
|
|
memory_region_init_ram(bios_copy, NULL, "bios.1fc", BIOS_SIZE,
|
Fix bad error handling after memory_region_init_ram()
Symptom:
$ qemu-system-x86_64 -m 10000000
Unexpected error in ram_block_add() at /work/armbru/qemu/exec.c:1456:
upstream-qemu: cannot set up guest memory 'pc.ram': Cannot allocate memory
Aborted (core dumped)
Root cause: commit ef701d7 screwed up handling of out-of-memory
conditions. Before the commit, we report the error and exit(1), in
one place, ram_block_add(). The commit lifts the error handling up
the call chain some, to three places. Fine. Except it uses
&error_abort in these places, changing the behavior from exit(1) to
abort(), and thus undoing the work of commit 3922825 "exec: Don't
abort when we can't allocate guest memory".
The three places are:
* memory_region_init_ram()
Commit 4994653 (right after commit ef701d7) lifted the error
handling further, through memory_region_init_ram(), multiplying the
incorrect use of &error_abort. Later on, imitation of existing
(bad) code may have created more.
* memory_region_init_ram_ptr()
The &error_abort is still there.
* memory_region_init_rom_device()
Doesn't need fixing, because commit 33e0eb5 (soon after commit
ef701d7) lifted the error handling further, and in the process
changed it from &error_abort to passing it up the call chain.
Correct, because the callers are realize() methods.
Fix the error handling after memory_region_init_ram() with a
Coccinelle semantic patch:
@r@
expression mr, owner, name, size, err;
position p;
@@
memory_region_init_ram(mr, owner, name, size,
(
- &error_abort
+ &error_fatal
|
err@p
)
);
@script:python@
p << r.p;
@@
print "%s:%s:%s" % (p[0].file, p[0].line, p[0].column)
When the last argument is &error_abort, it gets replaced by
&error_fatal. This is the fix.
If the last argument is anything else, its position is reported. This
lets us check the fix is complete. Four positions get reported:
* ram_backend_memory_alloc()
Error is passed up the call chain, ultimately through
user_creatable_complete(). As far as I can tell, it's callers all
handle the error sanely.
* fsl_imx25_realize(), fsl_imx31_realize(), dp8393x_realize()
DeviceClass.realize() methods, errors handled sanely further up the
call chain.
We're good. Test case again behaves:
$ qemu-system-x86_64 -m 10000000
qemu-system-x86_64: cannot set up guest memory 'pc.ram': Cannot allocate memory
[Exit 1 ]
The next commits will repair the rest of commit ef701d7's damage.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Message-Id: <1441983105-26376-3-git-send-email-armbru@redhat.com>
Reviewed-by: Peter Crosthwaite <crosthwaite.peter@gmail.com>
2015-09-11 16:51:43 +02:00
|
|
|
&error_fatal);
|
2013-06-14 09:30:44 +02:00
|
|
|
if (!rom_copy(memory_region_get_ram_ptr(bios_copy),
|
2013-07-29 07:00:29 +02:00
|
|
|
FLASH_ADDRESS, BIOS_SIZE)) {
|
2013-06-14 09:30:44 +02:00
|
|
|
memcpy(memory_region_get_ram_ptr(bios_copy),
|
2013-07-29 07:00:29 +02:00
|
|
|
memory_region_get_ram_ptr(bios), BIOS_SIZE);
|
2013-06-14 09:30:44 +02:00
|
|
|
}
|
|
|
|
memory_region_set_readonly(bios_copy, true);
|
|
|
|
memory_region_add_subregion(system_memory, RESET_ADDRESS, bios_copy);
|
2012-01-28 06:18:16 +01:00
|
|
|
|
2013-06-14 09:30:44 +02:00
|
|
|
/* Board ID = 0x420 (Malta Board with CoreLV) */
|
|
|
|
stl_p(memory_region_get_ram_ptr(bios_copy) + 0x10, 0x00000420);
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2011-09-12 12:00:05 +02:00
|
|
|
/*
|
|
|
|
* We have a circular dependency problem: pci_bus depends on isa_irq,
|
|
|
|
* isa_irq is provided by i8259, i8259 depends on ISA, ISA depends
|
|
|
|
* on piix4, and piix4 depends on pci_bus. To stop the cycle we have
|
|
|
|
* qemu_irq_proxy() adds an extra bit of indirection, allowing us
|
|
|
|
* to resolve the isa_irq -> i8259 dependency after i8259 is initialized.
|
|
|
|
*/
|
2011-11-29 06:34:48 +01:00
|
|
|
isa_irq = qemu_irq_proxy(&s->i8259, 16);
|
2007-01-16 00:58:11 +01:00
|
|
|
|
|
|
|
/* Northbridge */
|
2011-09-12 12:00:05 +02:00
|
|
|
pci_bus = gt64120_register(isa_irq);
|
2007-01-16 00:58:11 +01:00
|
|
|
|
|
|
|
/* Southbridge */
|
2014-10-01 20:19:27 +02:00
|
|
|
ide_drive_get(hd, ARRAY_SIZE(hd));
|
2007-12-02 05:51:10 +01:00
|
|
|
|
2011-12-15 22:09:58 +01:00
|
|
|
piix4_devfn = piix4_init(pci_bus, &isa_bus, 80);
|
2011-09-12 12:00:05 +02:00
|
|
|
|
|
|
|
/* Interrupt controller */
|
|
|
|
/* The 8259 is attached to the MIPS CPU INT0 pin, ie interrupt 2 */
|
2016-03-15 10:59:34 +01:00
|
|
|
s->i8259 = i8259_init(isa_bus, i8259_irq);
|
2011-09-12 12:00:05 +02:00
|
|
|
|
2011-11-29 06:34:48 +01:00
|
|
|
isa_bus_irqs(isa_bus, s->i8259);
|
2009-08-28 19:37:00 +02:00
|
|
|
pci_piix4_ide_init(pci_bus, hd, piix4_devfn + 1);
|
2012-03-07 15:06:32 +01:00
|
|
|
pci_create_simple(pci_bus, piix4_devfn + 2, "piix4-usb-uhci");
|
2011-12-15 22:09:51 +01:00
|
|
|
smbus = piix4_pm_init(pci_bus, piix4_devfn + 3, 0x1100,
|
2015-04-29 15:20:16 +02:00
|
|
|
isa_get_irq(NULL, 9), NULL, 0, NULL);
|
2017-10-17 18:44:15 +02:00
|
|
|
pit = i8254_pit_init(isa_bus, 0x40, 0, NULL);
|
2018-03-08 23:39:23 +01:00
|
|
|
i8257_dma_init(isa_bus, 0);
|
2018-03-08 23:39:36 +01:00
|
|
|
mc146818_rtc_init(isa_bus, 2000, NULL);
|
|
|
|
|
|
|
|
/* generate SPD EEPROM data */
|
|
|
|
generate_eeprom_spd(&smbus_eeprom_buf[0 * 256], ram_size);
|
|
|
|
generate_eeprom_serial(&smbus_eeprom_buf[6 * 256]);
|
|
|
|
smbus_eeprom_init(smbus, 8, smbus_eeprom_buf, smbus_eeprom_size);
|
|
|
|
g_free(smbus_eeprom_buf);
|
2007-01-16 00:58:11 +01:00
|
|
|
|
2018-03-08 23:39:37 +01:00
|
|
|
/* Super I/O: SMS FDC37M817 */
|
|
|
|
isa_create_simple(isa_bus, TYPE_FDC37M81X_SUPERIO);
|
2007-01-16 00:58:11 +01:00
|
|
|
|
|
|
|
/* Network card */
|
2013-06-06 10:48:51 +02:00
|
|
|
network_init(pci_bus);
|
2007-03-18 23:18:43 +01:00
|
|
|
|
|
|
|
/* Optional PCI video card */
|
2012-09-08 11:53:12 +02:00
|
|
|
pci_vga_init(pci_bus);
|
2007-01-16 00:58:11 +01:00
|
|
|
}
|
|
|
|
|
2011-11-29 06:34:48 +01:00
|
|
|
static int mips_malta_sysbus_device_init(SysBusDevice *sysbusdev)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-01-24 20:12:29 +01:00
|
|
|
static void mips_malta_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
|
|
|
SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass);
|
|
|
|
|
|
|
|
k->init = mips_malta_sysbus_device_init;
|
|
|
|
}
|
|
|
|
|
2013-01-10 16:19:07 +01:00
|
|
|
static const TypeInfo mips_malta_device = {
|
2013-07-27 22:19:54 +02:00
|
|
|
.name = TYPE_MIPS_MALTA,
|
2011-12-08 04:34:16 +01:00
|
|
|
.parent = TYPE_SYS_BUS_DEVICE,
|
|
|
|
.instance_size = sizeof(MaltaState),
|
|
|
|
.class_init = mips_malta_class_init,
|
2011-11-29 06:34:48 +01:00
|
|
|
};
|
|
|
|
|
2015-09-04 20:37:08 +02:00
|
|
|
static void mips_malta_machine_init(MachineClass *mc)
|
2011-11-29 06:34:48 +01:00
|
|
|
{
|
2015-09-04 20:37:08 +02:00
|
|
|
mc->desc = "MIPS Malta Core LV";
|
|
|
|
mc->init = mips_malta_init;
|
2017-02-15 11:05:40 +01:00
|
|
|
mc->block_default_type = IF_IDE;
|
2015-09-04 20:37:08 +02:00
|
|
|
mc->max_cpus = 16;
|
|
|
|
mc->is_default = 1;
|
2017-10-05 15:51:10 +02:00
|
|
|
#ifdef TARGET_MIPS64
|
|
|
|
mc->default_cpu_type = MIPS_CPU_TYPE_NAME("20Kc");
|
|
|
|
#else
|
|
|
|
mc->default_cpu_type = MIPS_CPU_TYPE_NAME("24Kf");
|
|
|
|
#endif
|
2011-11-29 06:34:48 +01:00
|
|
|
}
|
|
|
|
|
2015-09-04 20:37:08 +02:00
|
|
|
DEFINE_MACHINE("malta", mips_malta_machine_init)
|
|
|
|
|
|
|
|
static void mips_malta_register_types(void)
|
2009-05-21 01:38:09 +02:00
|
|
|
{
|
2015-09-04 20:37:08 +02:00
|
|
|
type_register_static(&mips_malta_device);
|
2009-05-21 01:38:09 +02:00
|
|
|
}
|
|
|
|
|
2012-02-09 15:20:55 +01:00
|
|
|
type_init(mips_malta_register_types)
|