hw/gpio/pl061: Document the interface of this device
Add a comment documenting the "QEMU interface" of this device: which MMIO regions, IRQ lines, GPIO lines, etc it exposes. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
74d359b52d
commit
455736df2c
|
@ -6,6 +6,13 @@
|
||||||
* Written by Paul Brook
|
* Written by Paul Brook
|
||||||
*
|
*
|
||||||
* This code is licensed under the GPL.
|
* This code is licensed under the GPL.
|
||||||
|
*
|
||||||
|
* QEMU interface:
|
||||||
|
* + sysbus MMIO region 0: the device registers
|
||||||
|
* + sysbus IRQ: the GPIOINTR interrupt line
|
||||||
|
* + unnamed GPIO inputs 0..7: inputs to connect to the emulated GPIO lines
|
||||||
|
* + unnamed GPIO outputs 0..7: the emulated GPIO lines, considered as
|
||||||
|
* outputs
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#include "qemu/osdep.h"
|
#include "qemu/osdep.h"
|
||||||
|
|
Loading…
Reference in a new issue